DS26S10C/DS26S10M/DS26S11C/DS26S11M Quad Bus Transceivers

General Description

The DS26S10 and DS26S11 are quad Bus Transceivers consisting of 4 high speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.8V and 4 high speed bus receivers. Each driver output is connected internally to the high speed bus receiver in addition to being connected to the package pin. The receiver has a Schottky TTL output capable of driving 10 Schottky TTL unit loads.

An active low enable gate controls the 4 drivers so that outputs of different device drivers can be connected together for party-line operation.


The bus output high-drive capability in the low state allows party-line operation with a line impedance as low as 100Ω . The line can be terminated at both ends, and still give considerable noise margin at the receiver. The receiver typical switching point is 2V.

The DS26S10 and DS26S11 feature advanced Schottky processing to minimize propagation delay. The device package also has 2 ground pins to improve ground current handling and allow close decoupling between V_{CC} and ground at the package. Both GND 1 and GND 2 should be tied to the ground bus external to the device package.


Features

- Input to bus is inverting on DS26S10
- Input to bus is non-inverting on DS26S11
- Quad high speed open-collector bus transceivers
- Driver outputs can sink 100 mA at 0.8V maximum
- Advanced Schottky processing
- PNP inputs to reduce input loading

Logic Diagrams



TL/F/5802-1



TL/F/5802-2

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C
Temperature (Ambient) Under Bias -55°C to +125°C
Supply Voltage to Ground Potential -0.5V to +7V
DC Voltage Applied to Outputs for -0.5V to +V_{CC} Max

High Output State

DC Input Voltage -0.5V to +5.5V

Output Current, Into Bus 200 mA

Output Current, Into Outputs (Except Bus) 30 mA

DC Input Current -30 mA to +5 mA

Maximum Power Dissipation* at 25°C

Cavity Package 1433 mW
Molded Package 1362 mW
PLCC Package TBD mW

*Derate cavity package 9.6 mW/*C ábove 25*C; derate molded package 10.9 mW/*C above 25*C, derate PLCC package TBD mW/*C above 25*C.

Operating Conditions


	Min	Max	Units
Supply Voltage (V _{CC})			
DS26S10C, DS26S11C	4.75	5.25	٧
DS26S10M, DS26S11M	4.5	5.5	٧
Temperature (T _A)			
DS26S10C, DS26S11C	0	+70	•c
DS26S10M, DS26S11M	-55	+ 125	°C

Electrical Characteristics (Unless otherwise noted)

Symbol	Parameter	Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
V _{OH}	Output High Voltage	$V_{CC} = Min, I_{OH} = -1 mA,$ $V_{IN} = V_{IL} or V_{IH}$	Military	2.5	3.4		٧
	(Receiver Outputs)		Commercial	2.7	3.4		٧
V _{OL}	Output Low Voltage (Receiver Outputs)	$V_{CC} = Min, I_{OL} = 20 \text{ mA},$ $V_{IN} = V_{IL} \text{ or } V_{IH}$				0.5	٧
V _{IH}	Input High Level (Except Bus)	Guaranteed Input Logical High for All Inputs		2.0		,	٧
V _{IL}	Input Low Level (Except Bus)	Guaranteed Input Logical Low for All Inputs				0.8	٧
VI	Input Clamp Voltage (Except Bus)	$V_{CC} = Min, I_{IN} = -18 \text{ mA}$				-1.2	V
I _{IL}	Input Low Current (Except Bus) V _{CC} = Max, V _{IN} = 0.4	V _{CC} = Max, V _{IN} = 0.4V Enable	Enable			-0.36	mA
		0	Data			-0.54	mA
I _{IH}	Input High Current	$V_{CC} = Max, V_{IN} = 2.7V$	Enable			20	μА
(Except Bus)		Data			30	μА	
l _l	Input High Current (Except Bus)	V _{CC} = Max, V _{IN} = 5.5V				100	μА
I _{SC} Output Short-Circuit Current	V _{CC} = Max, (Note 3)	Military	-20		-55	mA	
	(Except Bus)		Commercial	- 18		-60	mA
ICCL	Power Supply Current	V _{CC} = Max, Enable = GND	DS26S10		45	70	mA
(All Bus Outputs Low)		DS26S11			80	mA	

Connection Diagrams

Dual-In-Line Package



TL/F/5802~3

Top View
Order Number DS26S10CJ, DS26S10MJ
or DS26S10CN
See NS Package Number J16A or N16A

Plastic Chip Carrier


1 20 19 Z0 -18 **-** Z3 10 17 - 13 NC DS26SIOCV 16 - NC ٠Ē 11 -15 Z 1 10 11 12 13 3ND NC B2 Z2

TL/F/5802-12

Top View

Order Number DS26S10CV See NS Package Number V20A

Dual-In-Line Package



TL/F/5802~4

Top View
Order Number DS26S11CJ, DS26S11MJ
or DS26S11CN
See NS Package Number J16A or N16A

Bus Input/Output Characteristics

Symbol	Parameter	w Ma	Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
V _{OL}	Output Low Voltage		Military	I _{OL} = 40 mA		0.33	0.5	
				I _{OL} = 70 mA		0.42	0.7	1
		V _{CC} = Min		I _{OL} = 100 mA		0.51	0.8	v
			Commercial	I _{OL} = 40 mA		0.33	0.5	•
		1.	10 m	I _{OL} = 70 mA		0.42	0.7	
				I _{OL} = 100 mA		0.51	0.8	
10	Bus Leakage Current		X 9=	$V_{O} = 0.8V$			-50	
		V _{CC} = Max	Military	V _O = 4.5V			200	μΑ
		21	Commercial	V _O = 4.5V			100	
loff	Bus Leakage Current (Power OFF)	V _O = 4.5V					100	μΑ
V _{TH}	Receiver Input High Threshold	Bus Enable = 2.4V, Military		Military	2.4	2.0		v
		V _{CC} = Max	71	Commercial	2.25	2.0		•
VTL	Receiver Input Low Threshold	Bus Enable = 2.4V,		Military		2.0	1.6	v
		V _{CC} = Min		Commercial		2.0	1.75	•

Note 1: For conditions shown as min or max, use the appropriate value specified under Electrical Characteristics for the applicable device type.

Note 2: Typical limits are at V_{CC} = 5V, 25°C ambient and maximum loading.

Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = 5V$)

Symbol	Parameter	Conditions			Тур	Max	Units
t _{PLH}	Data Input to Bus	$R_B = 50\Omega$, $C_B = 50 pF'(Note 1)$	DS26S10		10	15	ns
tpHL	Data Input to Bus	*	D320310		10	15	ns
t _{PLH}	Data Input to Bus		DS26S11		12	19	ns
t _{PHL}	Data Input to Bus				12	19	ns
t _{PLH}	Enable Input to Bus				14	18	ns
t _{PHL}	Enable Input to Bus	19		13	18	ns	
t _{PLH}	Enable Input to Bus	DS26S11			15	20	ns
t _{PHL}	Enable Input to Bus				14	20	ns
t _{PLH}	Bus to Receiver Out	$R_B = 50\Omega$, $R_L = 280\Omega$, $C_B = 50 \text{p}$		10	15	ns	
t _{PHL}	Bus to Receiver Out	C _L = 15 pF		10	15	ns	
t _r	Bus	$R_B = 50\Omega$, $C_B = 50$ pF (Note 1)		4.0	10		ns
t _f	Bus	7		2.0	4.0		ns

Note 1: Includes probe and jig capacitance.

Truth Tables

DS26S10

Inputs		Outputs		
E	1	B	Z	
L	L	H	L	
L	н	L	Н	
н	Х	Y	7	

H = High voltage level

L = Low voltage level


X = Don't care

Y = Voltage level of bus (assumes control by another bus transceiver)

DS26S11

Inputs		Outputs		
E	ī	8	Z	
L	L	L	н	
L	н	н	L	
Н	×	Υ	7	


Typical Application




TL/F/5802-5

TL/F/5802-6

AC Test Circuit and Switching Time Waveforms




Note 1: Includes probe and jig capacitance.




TL/F/5802-7

Typical Performance Characteristics

Typical Bus Output Low Voltage vs Ambient Temperature




Receiver Threshold Variation vs Ambient Temperature



TL/F/5802-8


TL/F/5802-9


Schematic Diagram



TL/F/5802-10


AC Test Circuits and Switching Waveforms






Note: $t_f = t_f = 2.5$ ns. Pulse width = 500 ns measured between 1.5V levels. f = 1 MHz.


FIGURE 1. Disable Delays






Note: $t_f = t_f = 2.5$ ns. Pulse width = 500 ns measured between 1.5V levels. f = 1 MHz.

FIGURE 2. Driver Propagation Delays






TL/F/5803-7

Note: $t_f = t_f = 15$ ns. Pulse width = 500 ns measured between 1.7V levels. f = 1 MHz.

FIGURE 3. Receiver Propagation Delays



BUS LOGIC TL/F/5803-9

 $= t_f = 2.5 \text{ ns}$ (a) Receiver Output (Vo) to Remain Greater than 2.2V

BUS LOGIC 0.9V TL/F/5803-10


(b) Receiver Output (Vo) to Remain Less than 0.7V

 $t_r = t_f = 2.5 \text{ ns}$

FIGURE 4. Receiver Noise immunity: "No Response at Output" Input Waveforms

Typical Application

120 Ω Unified Data Bus



TL/F/5803-11