



DS78C120/DS88C120 Dual CMOS Compatible Differential Line Receiver

General Description

The DS78C120 and DS88C120 are high performance, dual differential, CMOS compatible line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA, Federal and MIL standards.

Input specifications meet or exceed those of the popular DS7820/DS8820 line receiver.


The line receiver will discriminate a ± 200 mV input signal over a common-mode range of ± 10 V and a ± 300 mV signal over a range of ± 15 V.

Circuit features include hysteresis and response control for applications where controlled rise and fall times and/or high frequency noise rejection are desirable. Threshold offset control is provided for fail-safe detection, should the input be open or short. Each receiver includes a 180Ω terminating resistor and the output gate contains a logic strobe for time discrimination. The DS78C120 is specified over a -55°C to $+125^\circ\text{C}$ temperature range and the DS88C120 from 0°C to $+70^\circ\text{C}$.

Features

- Full compatibility with EIA Standards RS232-C, RS422 and RS423, Federal Standards 1020, 1030 and MIL-188-114
- Input voltage range of ± 15 V (differential or common-mode)
- Separate strobe input for each receiver
- $1/2 V_{CC}$ strobe threshold for CMOS compatibility
- 5k typical input impedance
- 50 mV input hysteresis
- 200 mV input threshold
- Operation voltage range = 4.5V to 15V
- Separate fail-safe mode

Connection Diagram



TL/F/5801-1

Order Number DS88C120N
See NS Package Number N16A
For Complete Military 883 Specifications,
see RETS Data Sheet.
Order Number DS78C120J/883
See NS Package Number J16A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	18V
Input Voltage	$\pm 25V$
Strobe Voltage	18V
Output Sink Current	50 mA
Maximum Power Dissipation* at 25°C	
Cavity Package	1433 mW
Molded Package	1362 mW

*Derate cavity package 9.6 mW/°C above 25°C; derate molded package 10.9 mW/°C above 25°C.

Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	4.5	15	V
Temperature (T_A)			
DS78C120	-55	+125	°C
DS88C120	0	+70	°C
Common-Mode Voltage (V_{CM})	-15	+15	V

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{TH}	Differential Threshold Voltage	$I_{OUT} = -200 \mu A$, $V_{OUT} \geq V_{CC} - 1.2V$	$-7V \leq V_{CM} \leq 7V$	0.06	0.2	V
			$-15V \leq V_{CM} \leq 15V$	0.06	0.3	V
V_{TL}	Differential Threshold Voltage	$I_{OUT} = 1.6 \text{ mA}$, $V_{OUT} \leq 0.5V$	$-7V \leq V_{CM} \leq 7V$	-0.08	-0.2	V
			$-15V \leq V_{CM} \leq 15V$	-0.08	-0.3	V
V_{TH}	Differential Threshold Voltage Fail-Safe	$I_{OUT} = -200 \mu A$, $V_{OUT} \geq V_{CC} - 1.2V$	$-7V \leq V_{CM} \leq 7V$	0.47	0.7	V
V_{TL}	Offset = 5V	$I_{OUT} = 1.6 \text{ mA}$, $V_{OUT} \leq 0.5V$	$-7V \leq V_{CM} \leq 7V$	0.2	0.42	V
R_{IN}	Input Resistance	$-15V \leq V_{CM} \leq 15V$, $0V \leq V_{CC} \leq 15V$	4	5		k Ω
R_T	Line Termination Resistance	$T_A = 25^\circ C$	100	180	300	Ω
R_O	Offset Control Resistance	$T_A = 25^\circ C$		56		k Ω
I_{IND}	Data Input Current (Unterminated)	$0V \leq V_{CC} \leq 15V$	$V_{CM} = 10V$	2	3.1	mA
			$V_{CM} = 0V$	0	-0.5	mA
			$V_{CM} = -10V$	-2	-3.1	mA
V_{THB}	Input Balance (Note 5)	$I_{OUT} = 200 \mu A$, $V_{OUT} \geq V_{CC} - 1.2V$, $R_S = 500\Omega$	$-7V \leq V_{CM} \leq 7V$	0.1	0.4	V
		$I_{OUT} = 1.6 \text{ mA}$, $V_{OUT} \leq 0.5V$, $R_S = 500\Omega$	$-7V \leq V_{CM} \leq 7V$	-0.1	-0.4	V
V_{OH}	Logical "1" Output Voltage	$I_{OUT} = -200 \mu A$, $V_{DIFF} = 1V$	$V_{CC} - 1.2$	$V_{CC} - 0.75$		V
V_{OL}	Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA}$, $V_{DIFF} = -1V$		0.25	0.5	V
I_{CC}	Power Supply Current	$15V \leq V_{CM} \leq -15V$, $V_{DIFF} = -0.5V$ (Both Receivers)	$V_{CC} = 5.5V$	8	15	mA
			$V_{CC} = 15V$	15	30	mA
$I_{IN(1)}$	Logical "1" Strobe Input Current	$V_{STROBE} = 15V$, $V_{DIFF} = 3V$		15	100	μA
$I_{IN(0)}$	Logical "0" Strobe Input Current	$V_{STROBE} = 0V$, $V_{DIFF} = -3V$		-0.5	-100	μA
V_{IH}	Logical "1" Strobe Input Voltage	$V_{OL} \leq 0.5V$, $I_{OUT} = 1.6 \text{ mA}$	$V_{CC} = 5V$	3.5	2.5	V
			$V_{CC} = 10V$	8.0	5.0	V
			$V_{CC} = 15V$	12.5	7.5	V

Electrical Characteristics (Notes 2 and 3) (Continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IL}	Logical "0" Strobe Input Voltage	$V_{OH} \ V_{CC} - 1.2V$, $I_{OUT} = -200 \mu A$		2.5	1.5	V
		$V_{CC} = 5V$		5.0	2.0	V
		$V_{CC} = 10V$		7.5	2.5	V
I_{OS}	Output Short-Circuit Current	$V_{OUT} = 0V$, $V_{CC} = 15V$, $V_{STROBE} = 0V$, (Note 4)	-5	-20	-40	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DS78C120 and across the $0^{\circ}C$ to $+70^{\circ}C$ range for the DS88C120. All typical values for $T_A = 25^{\circ}C$, $V_{CC} = 5V$ and $V_{CM} = 0V$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.


Note 5: Refer to EIA-RS422 for exact conditions.

Switching Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$


Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{pd0(D)}$	Differential Input to "0" Output	$C_L = 50 \text{ pF}$		60	100	ns
$t_{pd1(D)}$	Differential Input to "1" Output	$C_L = 50 \text{ pF}$		100	150	ns
$t_{pd0(S)}$	Strobe Input to "0" Output	$C_L = 50 \text{ pF}$		30	70	ns
$t_{pd1(S)}$	Strobe Input to "1" Output	$C_L = 50 \text{ pF}$		100	150	ns

AC Test Circuit and Switching Time Waveforms

Differential and Strobe Input Signal



*Includes probe and test fixture capacitance



$t_r = t_f \leq 10 \text{ ns}$


PRR = 1 MHz

Note: Optimum switching response is obtained by minimizing stray capacitance on Response Control pin (no external connection).

DS78C120/DS88C120


Application Hints

Balanced Data Transmission




TL/F/5801-5

Unbalanced Data Transmission




TL/F/5801-6

Logic Level Translator



TL/F/5801-7



TL/F/5801-8

The DS78C120/DS88C120 may be used as a level translator to interface between $\pm 12\text{V}$ MOS, ECL, TTL and CMOS. To configure, bias either input to a voltage equal to $\frac{1}{2}$ the voltage of the input signal, and the other input to the driving gate.

Application Hints (Continued)

LINE DRIVERS

Line drivers which will interface with the DS78C120/DS88C120 are listed below.

Balanced Drivers

DS26LS31	Quad RS-422 Line Driver
DS7830, DS8830	Dual TTL
DS7831, DS8831	Dual TRI-STATE® TTL
DS7832, DS8832	Dual TRI-STATE TTL
DS1691A, DS3691	Quad RS-423/Dual RS-422 TTL
DS1692, DS3692	Quad RS-423/Dual TRI-STATE RS-422 TTL

DS3587, DS3487	Quad TRI-STATE RS-422
----------------	-----------------------

Unbalanced Drivers

DS1488	Quad RS-232
DS14C88	Quad RS-232
DS75150	Dual RS-232

RESPONSE CONTROL AND HYSTERESIS


In unbalanced (RS-232/RS-423) applications it is recommended that the rise time and fall time of the line driver be controlled to reduce cross-talk. Elimination of switching noise is accomplished in the DS78C120/DS88C120 by the 50 mV of hysteresis incorporated in the output gate. This eliminates the oscillations which may appear in a line receiver due to the input signal slowly varying about the threshold level for extended periods of time.

High frequency noise which is superimposed on the input signal which may exceed 50 mV can be reduced in amplitude by filtering the device input. On the DS78C120/DS88C120, a high impedance response control pin in the input amplifier is available to filter the input signal without affecting the termination impedance of the transmission line. Noise pulse width rejection vs the value of the response control capacitor is shown in *Figures 1 and 2*. This combination of filters followed by hysteresis will optimize performance in a worse case noise environment.

TRANSMISSION LINE TERMINATION


On a transmission line which is electrically long, it is advisable to terminate the line in its characteristic impedance to prevent signal reflection and its associated noise/cross-talk. A 180Ω termination resistor is provided in the DS78C120/DS88C120 line receiver. To use the termination resistor, connect pins 2 and 3 together and pins 13 and 14 together. The 180Ω resistor provides a good compromise between line reflections, power dissipation in the driver, and IR drop in the transmission line. If power dissipation and IR drop are still a concern, a capacitor may be connected in series with the resistor to minimize power loss.

The value of the capacitor is recommended to be the line length (time) divided by 3 times the resistor value. Example: if the transmission line is 1,000 feet long, (approximately 1000 ns) the capacitor value should be 1852 pF. For additional application details, refer to application notes AN-22 and AN-108.




TL/F/5801-9

FIGURE 1. Noise Pulse Width vs Response Control Capacitor



TL/F/5801-10



TL/F/5801-11

FIGURE 2

Application Hints (Continued)

FAIL-SAFE OPERATION

Communication systems require elements of a system to detect the presence of signals in the transmission lines, and it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or shorted. To facilitate the detection of input opens or shorts, the DS78C120/DS88C120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault is a condition.

Given that the receiver input threshold is ± 200 mV, an input signal greater than ± 200 mV insures the receiver will be in a specific logic state. When the offset control input (pins 1 and 15) is connected to $V_{CC} = 5$ V, the input thresholds are offset from 200 mV to 700 mV, referred to the non-inverting input, or -200 mV to -700 mV, referred to the inverting input. Therefore, if the input is open or shorted, the input will be greater than the input threshold and the receiver will remain in a specified logic state.

The input circuit of the receiver consists of a 5k resistor terminated to ground through 120 Ω on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than ± 15 V. The offset control input is actually another input to the attenuator, but its resistor value is 56k. The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5V the input amplifier will see $V_{IN(INVERTING)} + 0.45$ V or $V_{IN(INVERTING)} + 0.9$ V when the control input is connected to 10V. The offset control input will not significantly affect the differential

performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver.

It is recommended that the receiver be terminated (500 Ω or less) to insure it will detect an open circuit in the presence of noise.

The offset control can be used to insure fail-safe operation for unbalanced interface (RS-423) or for balanced interface (RS-422) operation.


For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the offset to 5V offsets the receiver threshold 0.45V. The output is forced to a logic zero state if the input is open or shorted.

For balanced operation with inputs shorted or open, receiver C will be in an indeterminate logic state. Receivers A and B will be in a logic zero state allowing the NOR gate to detect the short or open condition. The strobe will disable receivers A and B and may therefore be used to sample the fail-safe detector. Another method of fail-safe detection consists of filtering the output of the NOR gate D so it would not indicate a fault condition when receiver inputs pass through the threshold region, generating an output transient.

In a communications system, only the control signals are required to detect input fault condition. Advantages of a balanced data transmission system over an unbalanced transmission system are:

1. High noise immunity
2. High data ratio
3. Long line lengths


Unbalanced RS-423 and RS-232 Fail-Safe






TL/F/5801-12

Application Hints (Continued)

Balanced RS-422 Fail-Safe



TL/F/5801-13



Truth Table (For Balanced Fail-Safe)

Input	Strobe	A-OUT	B-OUT	C-OUT	D-OUT
0	1	0	1	0	0
1	1	1	0	1	0
X	1	0	0	X	1
0	0	1	1	0	0
1	0	1	1	0	0
X	0	1	1	0	0