

DSP56004 DSP56004ROM

SYMPHONY™ AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS

Motorola designed the Symphony[™] family of high-performance, programmable Digital Signal Processors (DSPs) to support a variety of digital audio applications, including Dolby ProLogic, ATRAC, and Lucasfilm Home THX processing. Software for these applications is licensed by Motorola for integration into products like audio/video receivers, televisions, and automotive sound systems with such user-developed features as digital equalization and sound field processing. The DSP56004 is an MPU-style general purpose DSP, composed of an efficient 24-bit Digital Signal Processor core, program and data memories, various peripherals optimized for audio, and support circuitry. As illustrated in **Figure 1**, the DSP56000 core family compatible DSP is fed by program memory, two independent data RAMs and two data ROMs, a Serial Audio Interface (SAI), Serial Host Interface (SHI), External Memory Interface (EMI), dedicated I/O lines, on-chip Phase Lock Loop (PLL), and On-Chip Emulation (OnCE[™]) port.




Figure 1 DSP56004 Block Diagram



TABLE OF CONTENTS

SECTION 1	SIGNAL/CONNECTION DESCRIPTIONS	1-1
SECTION 2	SPECIFICATIONS	2-1
SECTION 3	PACKAGING	3-1
SECTION 4	DESIGN CONSIDERATIONS	4-1
SECTION 5	ORDERING INFORMATION	. 5-1

FOR TECHNICAL ASSISTANCE:

Telephone: 1-800-521-6274

Email: dsphelp@dsp.sps.mot.com

Internet: http://www.motorola-dsp.com

Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR	Used to indicate a signal that is active when pulled low (For example, the $\overline{\text{RESET}}$ pin is active when low.)				
"asserted"	Means that a high tru signal is low	ue (active high) signa	al is high or that a low	true (active low)	
"deasserted"	Means that a high tru signal is high	ue (active high) signa	al is low or that a low	true (active low)	
Examples:	Signal/Symbol	Logic State	Signal State	Voltage	

Examples.	Signai/Symbol	Logic State	Signal State	Voltage
	$\overline{ ext{PIN}}$	True	Asserted	$V_{\rm IL}/V_{\rm OL}$
	$\overline{ ext{PIN}}$	False	Deasserted	$V_{\rm IH}/V_{\rm OH}$
	PIN	True	Asserted	V_{IH}/V_{OH}
	PIN	False	Deasserted	$V_{\rm IL}/V_{\rm OL}$

Note: Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.



Features

FEATURES

Digital Signal Processing Core

- Efficient, object code compatible with the 24-bit DSP56000 core engine
- Up to 40.5 Million Instructions Per Second (MIPS)—24.7 ns instruction cycle at 81 MHz; up to 324 Million Operations Per Second (MOPS) at 81 MHz
- Highly parallel instruction set with unique DSP addressing modes
- Two 56-bit accumulators including extension byte
- Parallel 24 × 24-bit multiply-accumulate in 1 instruction cycle (2 clock cycles)
- Double precision 48 × 48-bit multiply with 96-bit result in 6 instruction cycles
- 56-bit addition/subtraction in 1 instruction cycle
- Fractional and integer arithmetic with support for multiprecision arithmetic
- Hardware support for block floating-point Fast Fourier Transforms (FFT)
- Hardware nested DO loops
- Zero-overhead fast interrupts (2 instruction cycles)
- Four 24-bit internal data buses and three 16-bit internal address buses for simultaneous accesses to one program and two data memories
- Fabricated in high-density CMOS

Memory

- On-chip modified Harvard architecture which permits simultaneous accesses to program and two data memories
- Bootstrap loading from Serial Host Interface or External Memory Interface

Table 1 Memory Configuration (Word width is 24 bits)

Part Type	Program		X Data		Y Data		Boot-strap
Tart Type	ROM	RAM	ROM	RAM	ROM	RAM	ROM
DSP56004 ¹	None	512	256	256	256	256	64
DSP56004ROM ²	2560	256	256	256	256	256	64

Note: 1. X data ROM is programmed with $\log_2 x$ and 2^x tables; Y data ROM is programmed with a sine table.

2. These ROMs may be factory programmed with data/program provided by the application developer.



Features

Peripheral and Support Circuits

- Serial Audio Interface (SAI) includes two receivers and three transmitters, master or slave capability, implementation of I²S, Sony, and Matsushita audio protocols; and two sets of SAI interrupt vectors
- Serial Host Interface (SHI) features single master capability, 10-word receive FIFO, and support for 8-, 16-, and 24-bit words
- External Memory Interface (EMI), implemented as a peripheral supporting:
 - Page-mode DRAMs (one or two chips): 64 K \times 4, 256 K \times 4, and 4 M \times 4 bits
 - SRAMs (one to four): $256 \text{ K} \times 8 \text{ bits}$
 - Data bus may be 4 or 8 bits wide
 - Data words may be 8, 12, 16, 20, or 24 bits wide
- Four dedicated, independent, programmable General Purpose Input/Output (GPIO) lines
- On-chip peripheral registers memory mapped in data memory space
- Three external interrupt request pins
- On-Chip Emulation (OnCE) port for unobtrusive, processor speedindependent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the core clock
- Power-saving Wait and Stop modes
- Fully static, HCMOS design for operating frequencies down to dc
- 80-pin plastic Quad Flat Pack surface-mount package; $14 \times 14 \times 2.20$ mm (2.15–2.45 mm range); 0.65 mm lead pitch
- Complete pinout compatibility between DSP56004, DSP56004ROM, DSP56007, and DSP56009 for easy upgrades
- 5 V power supply



Product Documentation

PRODUCT DOCUMENTATION

Table 2 lists the documents that provide a complete description of the DSP56004 and are required to design properly with the part. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet (the source for the latest information).

 Table 2
 DSP56004 Documentation

Document Name	Description of Content	Order Number
DSP56000 Family Manual	DSP56000 core family architecture and the 24-bit core processor and instruction set	DSP56KFAMUM/AD
DSP56004 User's Manual	Memory, peripherals, and interfaces	DSP56004UM/AD
DSP56004 Technical Data	Electrical and timing specifications, and pin and package descriptions	DSP56004/D





Product Documentation



SECTION 1 SIGNAL/CONNECTION DESCRIPTIONS

SIGNAL GROUPINGS

The DSP56004 input and output signals are organized into the nine functional groups, as shown in **Table 1-1**. The individual signals are illustrated in **Figure 1-1**.

Table 1-1 DSP56004 Functional Group Signal Allocations

Functional Group	Number of Signals	Detailed Description
Power (V _{CC})	9	Table 1-2
Ground (GND)	13	Table 1-3
Phase Lock Loop (PLL)	3	Table 1-4
External Memory Interface (EMI)	29	Table 1-5 and Table 1-6
Interrupt and Mode Control	4	Table 1-7
Serial Host Interface (SHI)	5	Table 1-8
Serial Audio Interface (SAI)	9	Table 1-9 and Table 1-10
General Purpose Input/Output (GPIO)	4	Table 1-11
On-Chip Emulation (OnCE) port	4	Table 1-12
Total	80	



Junial/Connection Descriptions

Signal Groupings




Figure 1-1 DSP56004 SIgnals



POWER

 Table 1-2
 Power Inputs

Power Name	Description
V _{CCP}	PLL Power — V_{CCP} provides isolated power for the Phase Lock Loop (PLL). The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V_{CC} power rail.
V_{CCQ}	Quiet Power — V_{CCQ} provides isolated power for the internal processing logic. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.
V _{CCA}	Address Bus Power —V _{CCA} provides isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.
V _{CCD}	Data Bus Power —V _{CCD} provides isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.
V _{CCS}	Serial Interface Power —V _{CCS} provides isolated power for the SHI and SAI. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.

GROUND

Table 1-3 Grounds

Ground Name	Description
GND_P	PLL Ground —GND _P is ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. V_{CCP} should be bypassed to GND _P by a 0.47 μ F capacitor located as close as possible to the chip package.
$\mathrm{GND}_{\mathrm{Q}}$	$\begin{tabular}{ll} \bf Quiet\ Ground-{\rm GND}_Q\ provides\ isolated\ ground\ for\ the\ internal\ processing\ logic. \\ This connection\ must\ be\ tied\ externally\ to\ all\ other\ chip\ ground\ connections.\ The\ user\ must\ provide\ adequate\ external\ decoupling\ capacitors. \\ \end{tabular}$
GND_A	Address Bus Ground— GND_A provides isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
$\mathrm{GND}_{\mathrm{D}}$	
GND_S	$\begin{tabular}{ll} \textbf{Serial Interface Ground} - GND_S \ provides \ isolated \ ground \ for the \ SHI \ and \ SAI. \ This \ connection \ must \ be \ tied \ externally \ to \ all \ other \ chip \ ground \ connections. \ The \ user \ must \ provide \ adequate \ external \ decoupling \ capacitors. \end{tabular}$



Clock and PLL signals

Signal/Connection Descriptions

CLOCK AND PLL SIGNALS

Note: While the PLL on this DSP is identical to the PLL described in the *DSP56000 Family Manual*, two of the signals have not been implemented externally. Specifically, there is no PLOCK signal or CKOUT signal available. Therefore, the internal clock is not directly accessible and there is no external indication that the PLL is locked. These signals were omitted to reduce the number of pins and allow this DSP to be put in a smaller, less expensive package.

Table 1-4 Clock and PLL Signals

Signal Name	Signal Type	State during Reset	Signal Description
EXTAL	Input	Input	External Clock/Crystal—This input should be connected to an external clock source. If the PLL is enabled, this signal is internally connected to the on-chip PLL. The PLL can multiply the frequency on the EXTAL pin to generate the internal DSP clock. The PLL output is divided by two to produce a four-phase instruction cycle clock, with the minimum instruction time being two PLL output clock periods. If the PLL is disabled, EXTAL is divided by two to produce the four-phase instruction cycle clock.
PCAP	Input	Input	 PLL Filter Capacitor—This input is used to connect a high-quality (high "Q" factor) external capacitor needed for the PLL filter. The capacitor should be as close as possible to the DSP with heavy, short traces connecting one terminal of the capacitor to PCAP and the other terminal to V_{CCP}. The required capacitor value is specified in Table 2-6 on page 2-6. Note: When short lock time is critical, low dielectric absorption capacitors such as polystyrene, polypropylene, or teflon are recommended. If the PLL is not used (i.e., it remains disabled at all times), there is no need to connect a capacitor to the PCAP pin. It may remain unconnected, or be tied to either V_{CC} or GND.
PINIT	Input	Input	PLL Initialization (PINIT)—During the assertion of hardware reset, the value on the PINIT line is written into the PEN bit of the PCTL register. When set, the PEN bit enables the PLL by causing it to derive the internal clocks from the PLL voltage controlled oscillator output. When the bit is cleared, the PLL is disabled and the DSP's internal clocks are derived from the clock connected to the EXTAL signal. After hardware RESET is deasserted, the PINIT signal is ignored.



Signal/Connection Descriptions

External Memory Interface (EMI)

EXTERNAL MEMORY INTERFACE (EMI)

 Table 1-5
 External Memory Interface (EMI) Signals

	Table 10 External Memory Interface (EMII) Signals					
Signal Name	Signal Type	State during Reset	Signal Description			
MA0-MA14	Output	Table 1-6	Memory Address Lines 0–14—The MA0–MA10 lines provide the multiplexed row/column addresses for DRAM accesses. Lines MA0–MA14 provide the non-multiplexed address lines 0–14 for SRAM accesses.			
MA15	Output	Table 1-6	Memory Address Line 15 (MA15)—This line functions as the non-multiplexed address line 15.			
MCS3			Memory Chip Select 3 (MCS3) —For SRAM accesses, this line functions as memory chip select 3.			
MA16	Output	Table 1-6	Memory Address Line 16 (MA16)—This line functions as the non-multiplexed address line 16 or as memory chip select 2 for SRAM accesses.			
MCS2			Memory Chip Select 2 (MCS2) —For SRAM access, this line functions as memory chip select 2.			
MCAS			Memory Column Address Strobe (MCAS)—This line functions as the Memory Column Address Strobe (MCAS) during DRAM accesses.			
MA17	Output	Table 1-6	Memory Address Line 17 (MA17) —This line functions as the non-multiplexed address line 17.			
MCS1			Memory Chip Select 1 (MCS1) —This line functions as chip select 1 for SRAM accesses.			
MRAS			Memory Row Address Strobe (MRAS)—This line also functions as the Memory Row Address Strobe during DRAM accesses.			
MCS0	Output	Table 1-6	Memory Chip Select 0—This line functions as memory chip select 0 for SRAM accesses.			
MWR	Output	Table 1-6	Memory Write Strobe —This line is asserted when writing to external memory.			
MRD	Output	Table 1-6	Memory Read Strobe —This line is asserted when reading external memory.			



Signal/Connection Descriptions

External Memory Interface (EMI)

 Table 1-5
 External Memory Interface (EMI) Signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
MD0-MD7	Bidi- rectional	Tri-stated	Data Bus —These signals provide the bidirectional data bus for EMI accesses. They are inputs during reads from external memory, outputs during writes to external memory, and tristated if no external access is taking place. If the data bus width is defined as four bits wide, only signals MD0–MD3 are active, while signals MD4–MD7 remain tri-stated. While tri-stated, MD0–MD7 are disconnected from the pins and do not require external pull-ups.

 Table 1-6
 EMI States during Reset and Stop States

Signal	Operating Mode							
Signal	Hardware Reset	Software Reset	Individual Reset	Stop Mode				
MA0-MA14	Driven High	Previous State	Previous State	Previous State				
MA15	Driven High	Driven High	Previous State	Previous State				
MCS3	Driven High	Driven High	Driven High	Driven High				
MA16	Driven High	Driven High	Previous State	Previous State				
MCS2	Driven High	Driven High	Driven High	Driven High				
MCAS: DRAM refresh disabled DRAM refresh enabled	Driven High Driven High	Driven High Driven High	Driven High Driven Low	Driven High Driven High				
MA17	Driven High	Driven High	Previous State	Previous State				
MCS1	Driven High	Driven High	Driven High	Driven High				
MRAS: DRAM refresh disabled DRAM refresh enabled	Driven High Driven High	Driven High Driven High	Driven High Driven Low	Driven High Driven High				
MCS0	Driven High	Driven High	Driven High	Driven High				
MWR	Driven High	Driven High	Driven High	Driven High				
MRD	Driven High	Driven High	Driven High	Driven High				



Interrupt and Mode Control

INTERRUPT AND MODE CONTROL

The interrupt and mode control signals select the DSP's operating mode as it comes out of hardware reset and receives interrupt requests from external sources after reset.

Table 1-7 Interrupt and Mode Control Signals

Signal Name	Signal Type	State during Reset	Signal Description
MODA	Input	Input (MODA)	Mode Select A—This input signal has three functions:
			 to work with the MODB and MODC signals to select the DSP's initial operating mode, to allow an external device to request a DSP interrupt after internal synchronization, and to turn on the internal clock generator when the DSP is in the Stop processing state, causing the DSP to resume processing.
			MODA is read and internally latched in the DSP when the processor exits the Reset state. The logic state present on the MODA, MODB, and MODC pins selects the initial DSP operating mode. Several clock cycles after leaving the Reset state, the MODA signal changes to the external interrupt request \overline{IRQA} . The DSP operating mode can be changed by software after reset.
ĪRQĀ			External Interrupt Request A (IRQA)—The IRQA input is a synchronized external interrupt request. It may be programmed to be level-sensitive or negative-edgetriggered. When the signal is edge-triggered, triggering occurs at a voltage level and is not directly related to the fall time of the interrupt signal. However, as the fall time of the interrupt signal increases, the probability that noise on IRQA will generate multiple interrupts also increases.
			While the DSP is in the Stop mode, asserting \overline{IRQA} gates on the oscillator and, after a clock stabilization delay, enables clocks to the processor and peripherals. Hardware reset causes this input to function as MODA.



Signal/Connection Descriptions

Interrupt and Mode Control

Table 1-7 Interrupt and Mode Control Signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
MODB	Input	Input (MODB)	Mode Select B—This input signal has two functions:
			 to work with the MODA and MODC signals to select the DSP's initial operating mode, and to allow an external device to request a DSP interrupt after internal synchronization.
			MODB is read and internally latched in the DSP when the processor exits the Reset state. The logic state present on the MODA, MODB, and MODC pins selects the initial DSP operating mode. Several clock cycles after leaving the Reset state, the MODB signal changes to the external interrupt request $\overline{\text{IRQB}}$. The DSP operating mode can be changed by software after reset.
ĪRQB			External Interrupt Request B (\overline{IRQB})—The \overline{IRQB} input is a synchronized external interrupt request. It may be programmed to be level-sensitive or negative-edgetriggered. When the signal is edge-triggered, triggering occurs at a voltage level and is not directly related to the fall time of the interrupt signal. However, as the fall time of the interrupt signal increases, the probability that noise on \overline{IRQB} will generate multiple interrupts also increases. Hardware reset causes this input to function as MODB.



Signal/Connection Descriptions

Interrupt and Mode Control

 Table 1-7
 Interrupt and Mode Control Signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
MODC	Input, edge- triggered	Input (MODC)	 Mode Select C—This input signal has two functions: to work with the MODA and MODB signals to select the DSP's initial operating mode, and to allow an external device to request a DSP interrupt after internal synchronization. MODC is read and internally latched in the DSP when the processor exits the Reset state. The logic state present on the MODA, MODB, and MODC pins selects the initial DSP operating mode. Several clock cycles after leaving the Reset state, the MODC signal changes to the Non-Maskable Interrupt request, NMI. The DSP operating mode can be
NMI			changed by software after reset. Non-Maskable Interrupt Request—The NMI input is a negative-edge-triggered external interrupt request. This is a level 3 interrupt that can not be masked out. Triggering occurs at a voltage level and is not directly related to the fall time of the interrupt signal. However, as the fall time of the interrupt signal increases, the probability that noise on NMI will generate multiple interrupts also increases. Hardware reset causes this input to function as MODC.
RESET	input	active	RESET—This input causes a direct hardware reset of the processor. When RESET is asserted, the DSP is initialized and placed in the Reset state. A Schmitt-trigger input is used for noise immunity. When the reset signal is deasserted, the initial DSP operating mode is latched from the MODA, MODB, and MODC signals. The DSP also samples the PINIT signal and writes its status into the PEN bit of the PLL Control Register. When the DSP comes out of the Reset state, deassertion occurs at a voltage level and is not directly related to the rise time of the RESET signal. However, the probability that noise on RESET will generate multiple resets increases with increasing rise time of the RESET signal.
			For proper hardware reset to occur, the clock must be active, since a number of clock ticks are required for proper propagation of the hardware Reset state.



Signal/Connection Descriptions

Serial Host Interface (SHI)

SERIAL HOST INTERFACE (SHI)

The Serial Host Interface (SHI) has five I/O signals, which may be configured to operate in either SPI or I^2C mode. **Table 1-8** lists the SHI signals.

Table 1-8 Serial Host Interface (SHI) signals

Signal Name	Signal Type	State during Reset	Signal Description
SCK	Input or Output	Tri-stated	SPI Serial Clock (SCK)—The SCK signal is an output when the SPI is configured as a master, and a Schmitt-trigger input when the SPI is configured as a slave. When the SPI is configured as a master, the SCK signal is derived from the internal SHI clock generator. When the SPI is configured as a slave, the SCK signal is an input, and the clock signal from the external master synchronizes the data transfer. The SCK signal is ignored by the SPI if it is defined as a slave and the Slave Select (SS) signal is not asserted. In both the master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI transfer protocol.
SCL	Input or Output		I ² C Serial Clock (SCL)—SCL carries the clock for bus transactions in the I ² C mode. SCL is a Schmitt-trigger input when configured as a slave, and an open-drain output when configured as a master. SCL should be connected to V_{CC} through a pull-up resistor. The maximum allowed internally generated bit clock frequency is $^{Fosc}/_4$ for the SPI mode and $^{Fosc}/_6$ for the I ² C mode where F_{osc} is the clock on EXTAL. The maximum allowed externally generated bit clock frequency is $^{Fosc}/_3$ for the SPI mode and $^{Fosc}/_5$ for the I ² C mode. This signal is tri-stated during hardware reset, software reset, or individual reset (no need for external pull-up in this state).



Signal/Connection Descriptions

Serial Host Interface (SHI)

 Table 1-8
 Serial Host Interface (SHI) signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
MISO	Input or Output	Tri-stated	SPI Master-In-Slave-Out (MISO)—When the SPI is configured as a master, MISO is the master data input line. The MISO signal is used in conjunction with the MOSI signal for transmitting and receiving serial data. This signal is a Schmitt-trigger input when configured for the SPI Master mode, an output when configured for the SPI Slave mode, and tri-stated if configured for the SPI Slave mode when \overline{SS} is deasserted.
SDA	Input or Output		I ² C Serial Data and Acknowledge (SDA)—In I ² C mode, SDA is a Schmitt-trigger input when receiving and an open-drain output when transmitting. SDA should be connected to V _{CC} through a pull-up resistor. SDA carries the data for I ² C transactions. The data in SDA must be stable during the high period of SCL. The data in SDA is only allowed to change when SCL is low. When the bus is free, SDA is high. The SDA line is only allowed to change during the time SCL is high in the case of Start and Stop events. A high-to-low transition of the SDA line while SCL is high is an unique situation, and is defined as the Start event. A low-to-high transition of SDA while SCL is high is an unique situation, and is defined as the Stop event.
			reset, or individual reset (no need for external pull-up in this state).
MOSI	Input or Output	Tri-stated	SPI Master-Out-Slave-In (MOSI)—When the SPI is configured as a master, MOSI is the master data output line. The MOSI signal is used in conjunction with the MISO signal for transmitting and receiving serial data. MOSI is the slave data input line when the SPI is configured as a slave. This signal is a Schmitt-trigger input when configured for the SPI Slave mode.
HA0	Input		I²C Slave Address 0 (HA0) —This signal uses a Schmitt-trigger input when configured for the I ² C mode. When configured for I ² C Slave mode, the HA0 signal is used to form the slave device address. HA0 is ignored when the SHI is configured for the I ² C Master mode.
			Note: This signal is tri-stated during hardware reset, software reset, or individual reset (no need for external pull-up in this state).



Signal/Connection Descriptions

Serial Host Interface (SHI)

 Table 1-8
 Serial Host Interface (SHI) signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
SS	Input	Tri-stated	SPI Slave Select (SS)—This signal is an active low Schmitt-trigger input when configured for the SPI mode. When configured for the SPI Slave mode, this signal is used to enable the SPI slave for transfer. When configured for the SPI Master mode, this signal should be kept deasserted. If it is asserted while configured as SPI master, a bus error condition will be flagged.
HA2	Input		I ² C Slave Address 2 (HA2)—This signal uses a Schmitt-trigger input when configured for the I ² C mode. When configured for the I ² C Slave mode, the HA2 signal is used to form the slave device address. HA2 is ignored in the I ² C Master mode. If \overline{SS} is deasserted, the SHI ignores SCK clocks and keeps the MISO output signal in the high-impedance state.
			Note: This signal is tri-stated during hardware reset, software reset, or individual reset (no need for external pull-up in this state).
HREQ	Input or Output	Tri-stated	Host Request—This signal is an active low Schmitt-trigger input when configured for the Master mode, but an active low output when configured for the Slave mode. When configured for the Slave mode, HREQ is asserted to indicate that the SHI is ready for the next data word transfer and deasserted at the first clock pulse of the new data word transfer. When configured for the Master mode, HREQ is an input and when asserted by the external slave device, it will trigger the start of the data word transfer by the master. After finishing the data word transfer, the master will await the next assertion of HREQ to proceed to the next transfer.
			Note: This signal is tri-stated during hardware, software, individual reset, or when the HREQ[1:0] bits (in the HCSR) are cleared (no need for external pull-up in this state).



SERIAL AUDIO INTERFACE (SAI)

The SAI is composed of separate receiver and transmitter sections.

SAI Receiver Section

Table 1-9 Serial Audio Interface (SAI) Receiver signals

Signal Name	Signal Type	State during Reset	Signal Description
SDI0	Input	Tri-stated	Serial Data Input 0—While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary. SDI0 is the serial data input for receiver 0.
			Note: This signal is high impedance during hardware or software reset, while receiver 0 is disabled (R0EN = 0), or while the DSP is in the Stop state.
SDI1	Input	Tri-stated	Serial Data Input 1—While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary. SDI1 is the serial data input for receiver 1.
			Note: This signal is high impedance during hardware or software reset, while receiver 1 is disabled (R1EN = 0), or while the DSP is in the Stop state.
SCKR	Input or Output	Tri-stated	Receive Serial Clock—SCKR is an output if the receiver section is programmed as a master, and a Schmitt-trigger input if programmed as a slave. While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary.
			Note: SCKR is high impedance if all receivers are disabled (individual reset) and during hardware or software reset, or while the DSP is in the Stop state.



Signal/Connection Descriptions

Serial Audio Interface (SAI)

 Table 1-9
 Serial Audio Interface (SAI) Receiver signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
WSR	Input or Output	Tri-stated	Word Select Receive (WSR)—WSR is an output if the receiver section is configured as a master, and a Schmitt-trigger input if configured as a slave. WSR is used to synchronize the data word and to select the left/right portion of the data sample.
			Note: WSR is high impedance if all receivers are disabled (individual reset), during hardware reset, during software reset, or while the DSP is in the Stop state. While in the high impedance state, the internal input buffer is disconnected from the signal and no external pull-up is necessary.

SAI Transmitter Section

Table 1-10 Serial Audio Interface (SAI) Transmitter signals

Signal Name	Signal Type	State during Reset	Signal Description
SDO0	Output	Driven High	Serial Data Output 0 (SDO0) —SDO0 is the serial output for transmitter 0. SDO0 is driven high if transmitter 0 is disabled, during individual reset, hardware reset, and software reset, or when the DSP is in the Stop state.
SDO1	Output	Driven High	Serial Data Output 1 (SDO1)—SDO1 is the serial output for transmitter 1. SDO1 is driven high if transmitter 1 is disabled, during individual reset, hardware reset and software reset, or when the DSP is in the Stop state.
SDO2	Output	Driven High	Serial Data Output 2 (SDO2)—SDO2 is the serial output for transmitter 2. SDO2 is driven high if transmitter 2 is disabled, during individual reset, hardware reset and software reset, or when the DSP is in the Stop state.
SCKT	Input or Output	Tri-stated	Serial Clock Transmit (SCKT)—This signal provides the clock for the SAI. SCKT can be an output if the transmit section is configured as a master, or a Schmitt-trigger input if the transmit section is configured as a slave. When the SCKT is an output, it provides an internally generated SAI transmit clock to external circuitry. When the SCKT is an input, it allows external circuitry to clock data out of the SAI.
			Note: SCKT is high impedance if all transmitters are disabled (individual reset), during hardware reset, software reset, or while the DSP is in the Stop state. While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary.
WST	Input or Output	Tri-stated	Word Select Transmit (WST)—WST is an output if the transmit section is programmed as a master, and a Schmitt-trigger input if it is programmed as a slave. WST is used to synchronize the data word and select the left/right portion of the data sample.
			Note: WST is high impedance if all transmitters are disabled (individual reset), during hardware or software reset, or while the DSP is in the Stop state. While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary.



General Purpose I/O

Signal/Connection Descriptions

GENERAL PURPOSE I/O

Table 1-11 General Purpose I/O (GPIO) Signals

Signal	Signal	State during	Signal Description
Name	Type	Reset	
GPIO0- GPIO3	Standard Output, Open-drain Output, or Input	Disconnected	GPIO lines can be used for control and handshake functions between the DSP and external circuitry. Each GPIO line can be configured individually as disconnected, open-drain output, standard output, or an input. Note: Hardware reset or software reset configures all the GPIO lines as disconnected (external circuitry connected to these pins may need pull-ups until the pins are configured for operation).

ON-CHIP EMULATION (OnCE™) PORT

There are four signals associated with the OnCE port controller and its serial interface.

Table 1-12 On-Chip Emulation Port Signals

Signal Name	Signal Type	State during Reset	Signal Description	
DSI	Input	Output, Driven Low	Debug Serial Input (DSI)—The DSI signal is the signal through which serial data or commands are provided to the OnCE port controller. The data received on the DSI signal will be recognized only when the DSP has entered the Debug mode of operation. Data must have valid TTL logic levels before the serial clock falling edge. Data is always shifted into the OnCE port Most Significant Bit (MSB) first.	
OS0	Output		Operating Status 0 (OS0)—When the DSP is not in the Debug mode, the OS0 signal provides information about the DSP status if it is an output and used in conjunction with the OS1 signal. When switching from output to input, the signal is tri-stated.	
			Note: If the OnCE port is in use, an external pull-down resistor should be attached to the DSI/OS0 signal. If the OnCE port is not in use, the resistor is not required.	



Signal/Connection Descriptions

On-Chip Emulation (OnCETM) Port

 Table 1-12
 On-Chip Emulation Port Signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
DSCK	Input	Output, Driven Low	Debug Serial Clock (DSCK)—The DSCK/OS1 signal, when an input, is the signal through which the serial clock is supplied to the OnCE port. The serial clock provides pulses required to shift data into and out of the OnCE port. Data is clocked into the OnCE port on the falling edge and is clocked out of the OnCE port on the rising edge.
OS1	Output		Operating Status 1 (OS1)—If the OS1 signal is an output and used in conjunction with the OS0 signal, it provides information about the DSP status when the DSP is not in the Debug mode. The debug serial clock frequency must be no greater than 1/8 of the processor clock frequency. The signal is tri-stated when it is changing from input to output. Note: If the OnCE port is in use, an external pull-down resistor should be attached to the DSCK/OS1 pin. If the OnCE port is not in use, the resistor is not required.
DSO	Output	Driven High	Debug Serial Output (DSO)—The DSO line provides the data contained in one of the OnCE port controller registers as specified by the last command received from the command controller. The Most Significant Bit (MSB) of the data word is always shifted out of the OnCE port first. Data is clocked out of the OnCE port on the rising edge of DSCK. The DSO line also provides acknowledge pulses to the external command controller. When the DSP enters the Debug mode, the DSO line will be pulsed low to indicate that the OnCE port is waiting for commands. After receiving a read command, the DSO line will be pulsed low to indicate that the requested data is available and the OnCE port is ready to receive clock pulses in order to deliver the data. After receiving a write command, the DSO line will be pulsed low to indicate that the OnCE port is ready to receive the data to be written; after the data is written, another acknowledge pulse will be provided. Note: During hardware reset and when idle, the DSO line is



Signal/Connection Descriptions

On-Chip Emulation (OnCETM) Port

 Table 1-12
 On-Chip Emulation Port Signals (Continued)

Signal Name	Signal Type	State during Reset	Signal Description
DR	Input	Input	Debug Request (\overline{DR}) —The debug request input provides a means of entering the Debug mode of operation. This signal, when asserted (pulled low), will cause the DSP to finish the current instruction being executed, to save the instruction pipeline information, to enter the Debug mode, and to wait for commands to be entered from the debug serial input line. While the DSP is in the Debug mode, the user can reset the OnCE port controller by asserting \overline{DR} , waiting for an acknowledge pulse on DSO, and then deasserting \overline{DR} . It may be necessary to reset the OnCE port controller in cases where synchronization between the OnCE port controller and external circuitry is lost. Asserting \overline{DR} when the DSP is in the Wait or the Stop mode, and keeping it asserted until an acknowledge pulse in the DSP is produced, puts the DSP into the Debug mode. After receiving the acknowledge pulse, \overline{DR} must be deasserted before sending the first OnCE port command. For more information, see Methods Of Entering The Debug Mode in the <i>DSP56000 Family Manual</i> .
			Note: If the OnCE port is not in use, an external pull-up resistor should be attached to the \overline{DR} line.





SECTION 2 SPECIFICATIONS

INTRODUCTION

The DSP56004 is fabricated in high density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs.

MAXIMUM RATINGS

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Note: In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.



Specifications

Thermal characteristics

Table 2-1 Maximum Ratings (GND = $0 V_{dc}$)

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
All Input Voltages: • 50 and 66 MHz • 81 MHz	V _{IN}	(GND – 0.5) to (V _{CC} + 0.5) (GND – 0.25) to (V _{CC} + 0.25)	V
Current Drain per Pin excluding V _{CC} and GND	I	10	mA
Operating Temperature Range: • 50 and 66 MHz • 81 MHz	T _J	-40 to +125 -40 to +120	°C °C
Storage Temperature	T _{STG}	-55 to +125	°C

THERMAL CHARACTERISTICS

Table 2-2 Thermal Characteristics

Characteristic	Symbol	QFP Value ³	QFP Value ⁴	Unit
Junction-to-ambient thermal resistance ¹	$R_{\theta JA}$ or θ_{JA}	70.4	45.1	°C/W
Junction-to-case thermal resistance ²	$R_{\theta JC}$ or θ_{JC}	16.4	_	°C/W
Thermal characterization parameter	$\Psi_{ m JT}$	3.2	_	°C/W

Notes:

- Junction-to-ambient thermal resistance is based on measurements on a horizontal-single-sided Printed Circuit Board per SEMI G38-87 in natural convection. (SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Rd., Mountain View, CA 94043, (415) 964-5111)
- 2. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature.
- 3. These are measured values. See note 1 for test board conditions.
- 4. These are measured values; testing is not complete. Values were measured on a non-standard four-layer thermal test board (two internal planes) at one watt in a horizontal configuration.



DC Electrical Characteristics

DC ELECTRICAL CHARACTERISTICS

 Table 2-3
 DC Electrical Characteristics

		5	0 MH	Iz	6	6 MH	Iz		81 MH2	 Z	
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	4.5	5.0	5.5	4.75	5.0	5.25	V
Input high voltage	V _{IHC} V _{IHR} V _{IHM}	4.0 2.5 3.5 0.7 × V _{CC}		V _{CC} V _{CC} V _{CC}	4.0 2.5 3.5 0.7 × V _{CC}		V _{CC} V _{CC} V _{CC}	4.0 2.5 3.5 0.7× V _{CC}	_ _ _ _	$\begin{array}{c} V_{CC} \\ V_{CC} \\ V_{CC} \end{array}$	V V V
All other inputs	V _{IH}	2.0	-	V_{CC}	2.0	_	V_{CC}	2.0	_	V _{CC}	V
Input low voltage	V _{ILC} V _{ILM}	-0.5 -0.5		0.6 2.0 0.3×	-0.5 -0.5 -0.5	_	0.6 2.0 0.3×	-0.25 -0.25 -0.25	_	0.6 2.0 0.3×	V V
All other inputs	VILS	-0.5	_	V _{CC} 0.8	-0.5	_	V _{CC} 0.8	-0.25	_	V _{CC} 0.8	V
Input leakage current • EXTAL, RESET, MODA, MODB, MODC, DR • Other Input Pins (@ 2.4 V/0.4 V)	I _{IN}	-1 -10	_	1 10	-1 -10	_	1 10	-1 -10	_	1 10	μΑ
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I _{TSI}	-10	_	10	-10	_	10	-10	_	10	μА
Output high voltage (I _{OH} = -0.4 mA)	V _{OH}	2.4	_	_	2.4	_		2.4	_	_	V
Output low voltage $(I_{OL} = 3.2 \text{ mA})$ $SCK/SCL \ I_{OL} = 6.7 \text{ mA}$ $\underline{MISO/SDA} \ I_{OL} = 6.7 \text{ mA}$ $\overline{HREQ} \ I_{OL} = 6.7 \text{ mA}$	V _{OL}	_	_	0.4	_	_	0.4	_	_	0.4	V
Internal Supply Current Normal mode Wait mode Stop mode ²	$I_{\rm CCI} \\ I_{\rm CCW} \\ I_{\rm CCS}$	_ _ _	75 14 5	105 ⁴ 25 110	_ _ _	103 18 5	130 ⁴ 30 110		120 20 5	155 ⁴ 30 110	mA mA μA



Specifications

AC Electrical Characteristics

 Table 2-3
 DC Electrical Characteristics

Characteristics	Symbol	5	50 MHz			66 MHz			81 MHz			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
PLL supply current		_	0.7	1.1	_	1.0	1.5	_	1.2	2.0	mA	
Input capacitance ³	C _{IN}	_	10	_	_	10	_	_	10	_	pF	

Notes: 1. The SHI inputs are: MOSI/HA0, \$\overline{SS}\$/HA2, MISO/SDA, \$CK/SCL, and \$\overline{HREQ}\$.

- 2. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). PLL signals are disabled during Stop state.
- 3. Periodically sampled and not 100% tested
- 4. Maximum values are derived using the methodology described in **Section 4**. Actual maximums are application dependent and may vary widely from these numbers.

AC ELECTRICAL CHARACTERISTICS

The timing waveforms in the AC Electrical Characteristics are tested with a V_{IL} maximum of 0.5 V and a V_{IH} minimum of 2.4 V for all pins, except EXTAL, RESET, MODA, MODB, MODC, and SHI pins (MOSI/HA0, \overline{SS} /HA2, MISO/SDA, SCK/SCL, \overline{HREQ}). These pins are tested using the input levels set forth in the DC Electrical Characteristics. AC timing specifications that are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. DSP56004 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.8 V and 2.0 V, respectively.

All output delays are given for a 50 pF load unless otherwise specified. For load capacitance greater than 50 pF, the drive capability of the output pins typically decreases linearly:

- 1. At 1.5 ns per 10 pF of additional capacitance at all output pins except MOSI/HA0, MISO/SDA, SCK/SCL, HREQ
- 2. At 1.0 ns per 10 pF of additional capacitance at output pins MOSI/HA0, MISO/SDA, SCK/SCL, HREQ (in SPI mode only)



Internal Clocks

INTERNAL CLOCKS

For each occurrence of T_H , T_L , T_C or I_{cyc} , substitute with the numbers in **Table 2-4**.

Table 2-4 Internal Clocks

Characteristics	Cromb al	Expre	ssion
Characteristics	Symbol	Minimum	Maximum
Internal Operation Frequency	f		
 Internal Clock High Period with PLL disabled with PLL enabled and MF ≤ 4 with PLL enabled and MF > 4 	T _H ET _H	$\begin{array}{c} 0.48 \times T_{C} \\ 0.467 \times T_{C} \end{array}$	$\begin{array}{c} 0.52 \times \mathrm{T_C} \\ 0.533 \times \mathrm{T_C} \end{array}$
 Internal Clock Low Period with PLL disabled with PLL enabled and MF ≤ 4 with PLL enabled and MF > 4 	${f T_L} {f ET_L}$	$\begin{array}{c} 0.48 \times T_{C} \\ 0.467 \times T_{C} \end{array}$	$\begin{array}{c} 0.52 \times \mathrm{T_C} \\ 0.533 \times \mathrm{T_C} \end{array}$
Internal Clock Cycle Time	T_{C}	(DF /MI	$F) \times ET_C$
Instruction Cycle Time	I _{CYC}	2×	T_{C}

EXTERNAL CLOCK (EXTAL PIN)

The DSP56004 system clock is externally supplied via the EXTAL pin. Timings shown in this document are valid for clock rise and fall times of 3 ns maximum.

Table 2-5 External Clock (EXTAL Pin)

No.	Characteristics		50	MHz	66	MHz	81	MHz	Unit
110.	Characteristics	Sym.	Min	Max	Min	Max	Min	Max	Cilit
	Frequency of External Clock (EXTAL Pin)	Ef	0	50	0	66	0	81	MHz
1	External Clock Input High—EXTAL Pin ¹ • with PLL disabled (46.7%–53.3% duty cycle) • with PLL enabled (42.5%–57.5% duty cycle)	ET _H	9.3 8.5	∞ 235500	7.1 6.4	∞ 235500	5.8 5.2	∞ 235500	ns ns
2	External Clock Input Low—EXTAL Pin ¹ • with PLL disabled (46.7%–53.3% duty cycle) • with PLL enabled (42.5%–57.5% duty cycle)	ET_{L}	9.3 8.5	∞ 235500	7.1 6.4	∞ 235500	5.8 5.2	∞ 235500	ns ns

Phase Lock Loop (PLL) Characteristics

Table 2-5 External Clock (EXTAL Pin) (Continued)

No.	Characteristics		50 MHz		66	MHz	81	Unit	
NO.	Characteristics	Sym.	Min	Max	Min	Max	Min	Max	
3	External Clock Cycle Time ¹	ET _C							
	• with PLL disabled		20	∞	15.15	∞	12.3	∞	ns
	• with PLL enabled		20	409600	15.15	409600	12.3	409600	ns
4	Instruction Cycle Time = $I_{cyc} = 2 \times T_C^1$	I_{CYC}							
	• with PLL disabled	010	40	∞	30.3	∞	24.7	∞	ns
	• with PLL enabled		40	819200	30.3	819200	24.7	819200	ns
Note	1. External Clock Input High and Externa	l Clock	Input I	Low are m	easure	d at 50% o	f the in	put transi	tion.




Figure 2-1 External Clock Timing

PHASE LOCK LOOP (PLL) CHARACTERISTICS

Table 2-6 Phase Lock Loop (PLL) Characteristics

Characteristics	Expression	Min	Max	Unit
VCO frequency when PLL enabled	MF×Ef	10	f^1	MHz
PLL external capacitor (PCAP pin to V_{CCP})	$MF \times C_{PCAP}^{1}$ @ MF \le 4 @ MF > 4	MF × 340 MF × 380	MF × 480 MF × 970	pF pF

Note: Cpcap is the value of the PLL capacitor (connected between PCAP pin and V_{CCP}) for MF = 1. The recommended value for Cpcap is 400 pF for MF \leq 4 and 540 pF for MF > 4. The maximum VCO frequency is limited to the internal operation frequency, defined in Table 2-4.



RESET, Stop, Mode Select, and Interrupt Timing

RESET, STOP, MODE SELECT, AND INTERRUPT TIMING

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing (C_L = 50 pF + 2 TTL Loads)

No.	Characteristics	All fro	equencies	Unit
INO.	Characteristics	Min	Max	UIII
10	Minimum RESET assertion width: PLL disabled PLL enabled	$25 \times T_{\rm C}$ $2500 \times ET_{\rm C}$		ns ns
14	Mode Select Setup Time	21	_	ns
15	Mode Select Hold Time	0	_	ns
16	Minimum Edge-triggered Interrupt Request Assertion Width	13	_	ns
16a	Minimum Edge-triggered Interrupt Request Deassertation Width	13	_	ns
18	Delay from IRQA, IRQB, NMI Assertion to GPIO Valid Caused by First Interrupt Instruction Execution	$12 \times T_C + T_H$	_	ns
22	Delay from General Purpose Output Valid to Interrupt Request Deassertation for Level Sensitive Fast Interrupts—If Second Interrupt Instruction is: ² • Single Cycle		T _L - 31	ns
	Two Cycles		$\left (2 \times T_{\rm C}) + T_{\rm L} - 31 \right $	ns
25	Duration of IRQA Assertion for Recovery from Stop State	12	_	ns
27	Duration for Level Sensitive IRQA Assertion to ensure interrupt service (when exiting "Stop")			
	 Stable External Clock, OMR Bit 6 = 1 Stable External Clock, PCTL Bit 17 = 1 	$ \begin{array}{c c} 6 \times T_{C} + T_{L} \\ 12 \end{array} $		ns ns

Note: 1. This timing requirement is sensitive to the quality of the external PLL capacitor connected to the PCAP pin. For capacitor values ≤ 2 nF, asserting RESET according to this timing requirement will ensure proper processor initialization for capacitors with a $\Delta C/C < 0.5\%$. (This is typical for ceramic capacitors.) For capacitor values > 2 nF, asserting RESET according to this timing requirement will ensure proper processor initialization for capacitors with a $\Delta C/C < 0.01\%$. (This is typical for Teflon, polystyrene, and polypropylene capacitors.) However, capacitors with values > 2 nF with a $\Delta C/C > 0.01\%$ may require longer RESET assertion to ensure proper initialization.

When using fast interrupts and IRQA and IRQB are defined as level-sensitive, then timing 22 applies to
prevent multiple interrupt service. To avoid these timing restrictions, the Negative Edge-triggered
mode is recommended when using fast interrupts. Long interrupts are recommended when using
Level-sensitive mode.




Figure 2-2 Reset Timing



RESET, Stop, Mode Select, and Interrupt Timing




Figure 2-3 Operating Mode Select Timing




Figure 2-4 External Interrupt Timing (Negative Edge-triggered)




Figure 2-5 External Level-sensitive Fast Interrupt Timing




Figure 2-6 Recovery from Stop State Using IRQA




Figure 2-7 Recovery from Stop State Using IRQA Interrupt Service



External Memory Interface (EMI) DRAM Timing

EXTERNAL MEMORY INTERFACE (EMI) DRAM TIMING

 $(C_L = 50 pF + 2 TTL Loads)$

Table 2-8 External Memory Interface (EMI) DRAM Timing

					50 N	ИHz	66 N	 ЛИ 7	Q1 N	ИHz	
No.	Characteristics	Symbol	Timing Mode	Expression		Max			Min	Max	Unit
41	Page Mode Cycle Time	t _{PC}	slow fast	$\begin{array}{c} 4\times T_C \\ 3\times T_C \end{array}$	80 60	_	61 46		49.4 37.0	_	ns ns
42	RAS or RD Assertion to Data Valid	t _{RAC} , t _{GA}	slow fast	$7 \times T_C - 16$ $5 \times T_C - 16$	_	124 84		90 60	_	70.4 45.7	ns ns
43	CAS Assertion to Data Valid	t _{CAC}	slow fast	$3 \times T_C - 10$ $2 \times T_C - 10$	_	50 30	_	35 20	_	27.0 14.7	ns ns
44	Column Address Valid to Data Valid	t _{AA}	slow fast	$3 \times T_C + T_L - 7 2 \times T_C + T_L - 7$		63 43	_	46 30	_	36.2 23.8	ns ns
45	CAS Assertion to Data Active	t _{CLZ}		0	0	_	0	_	0	_	ns
46	RAS Assertion Pulse Width ¹ (Page Mode Access Only)	t _{RASP}	slow fast	$3 \times T_C - 11 + \\ n \times 4 \times T_C \\ 2 \times T_C - 11 + \\ n \times 3 \times T_C$	209 149	_	156 110	_	125 87.8	_	ns ns
47	RAS Assertion Pulse Width (Single Access Only)	t _{RAS}	slow fast	$7 \times T_{C} - 11$ $5 \times T_{C} - 11$	129 89	_	95 65		75.4 50.8		ns ns
48	RAS or CAS Deassertation to RAS Assertion	t _{RP} , t _{CRP}	slow fast	$5 \times T_{C} - 5$ $3 \times T_{C} - 5$	95 55	_	70 40	_	56.7 32.0	_	ns ns
49	CAS Assertion Pulse Width	t _{CAS}	slow fast	$3 \times T_{C} - 10$ $2 \times T_{C} - 10$	50 30	_	35 20	_	27.0 14.7	_	ns ns
50	Last CAS Assertion to RAS Deassertation (Page Mode Access Only)	t _{RSH}	slow fast	$3 \times T_{C} - 15$ $2 \times T_{C} - 15$	45 25	_	30 15	_	22.0 9.7	_	ns ns
51	\overline{RAS} or \overline{WR} Assertion to \overline{CAS} Deassertation	t _{CSH} , t _{CWL}	slow fast	$7 \times T_{C} - 15$ $5 \times T_{C} - 15$	125 85	_ _	91 61	_ _	71.4 46.7	_ _	ns ns
52	\overline{RAS} Assertion to \overline{CAS} Assertion	t _{RCD}	slow fast	$4 \times T_C - 13$ $3 \times T_C - 13$	67 47	_	47 32		36.4 24		ns ns
53	RAS Assertion to Column Address Valid	t _{RAD}	slow fast	$3 \times T_{C} + T_{H} - \\ 13 \\ 2 \times T_{C} + T_{H} - \\ 13$	57 37	_	40 25	_	30.2 17.9	_	ns ns

Specifications

External Memory Interface (EMI) DRAM Timing

 Table 2-8
 External Memory Interface (EMI) DRAM Timing (Continued)

					50 N	ИHz	RR N	ИHz	Q1 N	ИHz	
No.	Characteristics	Symbol	Timing Mode	Expression							Unit
			Mode		Min	Max	Min	Max	Min	Max	
54	CAS Deassertation Pulse Width (Page Mode Access Only)	t _{CP}		T _C - 5	15		10		7.3	_	ns
55	Row Address Valid to RAS Assertion (Row Address Setup Time)	t _{ASR}		T _L - 6	4		2	_	0.2		ns
56	RAS Assertion to ROW Address Not Valid (Row Address Hold Time)	t _{RAH}	slow fast	$ \begin{vmatrix} 3 \times T_{C} + T_{H} - \\ 14 \\ 2 \times T_{C} + T_{H} - \\ 14 \end{vmatrix} $	56 36	_	39 24	_	29.2 16.9	_	ns ns
57	Column Address Valid to CAS Assertion (Column Address Setup Time)	t _{ASC}		T _L - 6	4	_	2	_	0.2		ns
58	CAS Assertion to Column Address Not Valid (Column Address Hold Time)	t _{CAH}	slow fast	$ \begin{vmatrix} 3 \times T_{C} + T_{H} - \\ 14 \\ 2 \times T_{C} + T_{H} - \\ 14 \end{vmatrix} $	56 36	_	39 24	_	29.2 16.9	_	ns ns
59	Last CAS Assertion to Column Address Not Valid (Column Address Hold Time)	t _{CAH}	slow fast	$7 \times T_{C} + T_{H} - \\ 14 \\ 4 \times T_{C} + T_{H} - \\ 14$	136 76	_	100 54	_	78.6 41.6	_	ns ns
60	RAS Assertion to Column Address Not Valid	t _{AR}	slow fast	$7 \times T_{C} + T_{H} - \\ 14 \\ 5 \times T_{C} + T_{H} - \\ 14$	136 96	_	100 69	_	78.6 53.9	_	ns ns
61	Column Address Valid to RAS Deassertation	t _{RAL}	slow fast	$3 \times T_C + T_L - 7 2 \times T_C + T_L - 7$		_ _	46 30	 _	36.2 23.9	_ _	ns ns
62	\overline{CAS} , \overline{RAS} , \overline{RD} , or \overline{WR} Deassertation to \overline{WR} or \overline{RD} Assertion	t _{RCH} , t _{RRH}	slow fast	$5 \times T_{C} - 11$ $3 \times T_{C} - 11$	89 49	_	65 35	_	50.7 26.0		ns ns
63	CAS or RD Deassertation to Data Not Valid (Data Hold Time)	t _{OFF} , t _{GZ}		0	0	_	0	_	0	_	ns
64	Random Read or Write Cycle Time (Single Access Only)	t _{RC}	slow fast	$12 \times T_{C}$ $8 \times T_{C}$	240 160	_	182 121	_	148 98.8		ns ns



External Memory Interface (EMI) DRAM Timing

 Table 2-8
 External Memory Interface (EMI) DRAM Timing (Continued)

No.	Characteristics	Symbol	Timing Mode	Expression	50 MHz		66 MHz		81 MHz		
					Min	Max	Min	Max	Min	Max	Unit
65	WR Deassertation to CAS Assertion	t _{RCS}	slow fast	$9 \times T_C - 11$ $6 \times T_C - 11$	169 109	_	125 80	_	100 63.1	_	ns ns
66	CAS Assertion to WR Deassertation	t _{WCH}	slow fast	$3 \times T_C - 13$ $2 \times T_C - 13$	47 27	_	32 17	_	24 11.7	_	ns ns
67	Data Valid to CAS Assertion (Data Setup Time)	t _{DS}		T _L - 6	4	_	2	_	0.2	_	ns
68	CAS Assertion to Data Not Valid (Data Hold Time)	t _{DH}	slow fast	$3 \times T_{C} + T_{H} - \\ 14 \\ 2 \times T_{C} + T_{H} - \\ 14$	56 36	_	39 24	_	29.2 16.8	_	ns ns
69	RAS Assertion to Data Not Valid	t _{DHR}	slow fast	$7 \times T_{C} + T_{H} - \\ 14 \\ 5 \times T_{C} + T_{H} - \\ 14$	136 96		100 69	_	78.6 53.9	_	ns ns
70	WR Assertion to CAS Assertion	t _{WCS}	slow fast	$4 \times T_{C} - 14$ $3 \times T_{C} - 14$	66 46	_	47 31	_	35.4 23	_	ns ns
71	WR Assertion Pulse Width (Single Cycle Only)	t _{WP}	slow fast	$7 \times T_C - 9$ $5 \times T_C - 9$	131 91	_	97 67		77.4 52.7	_	ns ns
72	RAS Assertion to WR Deassertation (Single Cycle Only)	t _{WCR}	slow fast	$7 \times T_{C} - 15$ $5 \times T_{C} - 15$	125 85	_	91 61	_	71.5 46.7	_	ns ns
73	WR Assertion to Data Active		slow fast	$3 \times T_{C} + T_{H} - \\ 13 \\ 2 \times T_{C} + T_{H} - \\ 13$	57 37		40 25	_	30.2 17.9	_	ns ns
74	RD or WR Assertion to RAS Deassertation (Single Cycle Only)	t _{ROH} , t _{RWL}	slow fast	$7 \times T_{C} - 13$ $5 \times T_{C} - 13$	127 87		93 63		73.4 48.7	_	ns ns




Figure 2-8 DRAM Single Read Cycle



External Memory Interface (EMI) DRAM Timing




Figure 2-9 DRAM Page Mode Read Cycle



Specifications

External Memory Interface (EMI) DRAM Timing




Figure 2-10 DRAM Single Write Cycle



External Memory Interface (EMI) DRAM Timing




Figure 2-11 DRAM Page Mode Write Cycle

External Memory Interface (EMI) DRAM Refresh Timing

EXTERNAL MEMORY INTERFACE (EMI) DRAM REFRESH TIMING

 $(C_L = 50 pF + 2 TTL Loads)$

Table 2-9 External Memory Interface (EMI) DRAM Refresh Timing

No.	Characteristics	Cym	Timing	Evn	50 N	ИHz	66 N	1Hz	81 N	ИHz	Unit
110.	Characteristics	Sym.	Mode	Ехр.	Min	Max	Min	Max	Min	Max	Ullit
81	RAS Deassertation to RAS Assertion	t _{RP}	slow fast	$6 \times T_C - 7$ $4 \times T_C - 7$	113 73	_	84 54		67.1 42.4	_	ns ns
82	CAS Deassertation to CAS Assertion	t _{CPN}	slow fast	$5 \times T_{C} - 7$ $3 \times T_{C} - 7$	93 53	_	71 38	_	54.7 30	_ _	ns ns
83	Refresh Cycle Time	t _{RC}	slow fast	$\begin{array}{c} 12\times T_C \\ 8\times T_C \end{array}$	240 160	_	181.8 121.2	_	148.2 98.8	_	ns ns
84	RAS Assertion Pulse Width	t _{RAS}	slow fast	$6 \times T_C - 9$ $4 \times T_C - 9$	111 71	_	81.9 51.6	_	65.1 40.4	_	ns ns
85	RAS Deassertation to RAS Assertion for Refresh Cycle ¹	t _{RP}	slow fast	$5 \times T_{C} - 5$ $3 \times T_{C} - 5$	95 55	_	70 40	_	55.7 32	_	ns ns
86	CAS Assertion to RAS Assertion on Refresh Cycle	t _{CSR}		T _C - 7	13	_	8	_	5.3	_	ns
87	RAS Assertion to CAS Deassertation on Refresh Cycle	t _{CHR}	slow fast	$6 \times T_{C} - 15$ $4 \times T_{C} - 15$	105 65	_	75.9 45.6	_	59.1 34.4	_	ns ns
88	RAS Deassertation to CAS Assertion on a Refresh Cycle	t _{RPC}	slow fast	$5 \times T_{C} - 11$ $3 \times T_{C} - 11$	89 49	_	65 34	_	50.7 26		ns ns
89	CAS Deassertation to Data Not Valid	t _{OFF}		0	0	_	0		0	_	ns
Note	: 1. This happens when	a Refresh	Cycle is follo	wed by an Acco	ess Cyc	cle.					



External Memory Interface (EMI) SRAM Timing




Figure 2-12 CAS before RAS Refresh Cycle

EXTERNAL MEMORY INTERFACE (EMI) SRAM TIMING

 $(C_L = 50 pF + 2 TTL Loads)$

Table 2-10 External Memory Interface (EMI) SRAM Timing

NI-	Chanada da	C	F	50 N	ИHz	66 N	⁄IHz	81 N	ИHz	T I24
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
91	Address Valid and CS Assertion Pulse Width	t _{RC} , t _{WC}	$4 \times T_{C} - 11 + Ws \times T_{C}$	69		50		38.4	_	ns
92	Address Valid to \overline{RD} or \overline{WR} Assertion	t _{AS}	$T_{\rm C} + T_{\rm L} - 13$	17	_	10	_	5.5	_	ns
93	RD or WR Assertion Pulse Width	t _{WP}	$\begin{array}{c} 2\times T_C - 5 + \\ Ws \times T_C \end{array}$	35		23	_	20		ns
94	$\overline{\overline{RD}}$ or $\overline{\overline{WR}}$ Deassertation to $\overline{\overline{RD}}$ or $\overline{\overline{WR}}$ Assertion		$2 \times T_{\rm C}$ – 11	29	_	19	_	13.7		ns
95	RD or WR Deassertation to Address not Valid	t _{WR}	T _H - 6	4	_	2	_	0.2	_	ns
96	Address Valid to Input Data Valid	t _{AA} , t _{AC}	$3 \times T_C + T_L - 15 + Ws \times T_C$		55	_	38	_	28.2	ns
97	RD Assertion to Input Data Valid	t _{OE}	$2 \times T_{C} - 15 + Ws \times T_{C}$		25	_	15	_	9.7	ns



External Memory Interface (EMI) SRAM Timing

Table 2-10 External Memory Interface (EMI) SRAM Timing

.		G 1 1		50 N	ИHz	66 N	ИHz	81 N	ИHz	T T •.
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
98	RD Deassertation to Data Not Valid (Data Hold Time)	t _{OHZ}	0	0	_	0		0		ns
99	Address Valid to WR Deassertation	t _{CW} , t _{AW}	$3 \times T_C + T_L - 14 + Ws \times T_C$	56	_	39	_	29.2	_	ns
100	Data Setup Time to WR Deassertation	t _{DS} (t _{DW})	$T_C + T_L - 5 + Ws \times T_C$	25	_	18	_	11.0	_	ns
101	Data Hold Time from WR Deassertation	t _{DH}	T _H - 6	4	_	2	_	0.2	_	ns
102	WR Assertion to Data Valid	_	T _H + 4	_	14	_	12	_	10.2	ns
103	WR Deassertation to Data high impedance ¹	_	T _H + 10	_	20	_	18	_	16.2	ns
104	WR Assertion to Data Active	_	T _H - 6	4	_	2	_	0.2	_	ns
Note	e: 1. This value is periodicall	y sampled a	and not 100% tested.	•	•					




Figure 2-13 SRAM Read Cycle

External Memory Interface (EMI) SRAM Timing






Figure 2-14 SRAM Write Cycle



Specifications

Serial Audio Interface (SAI) Timing

SERIAL AUDIO INTERFACE (SAI) TIMING

 $(C_L = 50 pF + 2 TTL Loads)$

Table 2-11 Serial Audio Interface (SAI) Timing

				50 N	ИHz	66 N	ИНz	81 N	ИHz	
No.	Characteristics	Mode	Expression	Min	Max	Min	Max	Min	Max	Unit
111	Minimum Serial Clock Cycle = t _{SAICC} (min)	master slave	$4 \times T_{\rm C} \\ 3 \times T_{\rm C} + 5$	80 65	_	61 51		49.4 42	_	ns ns
112	Serial Clock High Period	master slave	$0.5 \times t_{SAICC} - 8$ $0.35 \times t_{SAICC}$	32 23	_	22 18		16.7 14.7	_	ns ns
113	Serial Clock Low Period	master slave	$0.5 \times t_{SAICC} - 8$ $0.35 \times t_{SAICC}$	32 23	_	22 18		16.7 14.7	_	ns ns
114	Serial Clock Rise/Fall Time	master slave	$8 \\ 0.15 \times t_{\text{SAICC}}$	_	8 10	_	8 8	_	8 6.3	ns ns
115	Data In Valid to SCKR edge (Data In Set-up Time)	master slave	26 4	26 4	_	26 4	_	26 4	_	ns ns
116	SCKR Edge to Data In Not Valid (Data In Hold Time)	master slave	0 14	0 14	_	0 14	_	0 14	_ _	ns ns
117	SCKR Edge to Word Select Out Valid (WSR Out Delay Time)	master	20	_	20	_	20	_	20	ns
118	Word Select In Valid to SCKR Edge (WSR In Set-up Time)	slave	12	12		12	_	12	_	ns
119	SCKR Edge to Word Select In Not Valid (WSR In Hold Time)	slave	12	12	_	12	_	12	_	ns
121	SCKT Edge to Data Out Valid (Data Out Delay Time)	master slave ¹ slave ²	13 40 T _H + 34	_ _ _	13 40 44	_ _ _	13 40 41	_ _ _	13 40 40.2	ns ns ns
122	SCKT Edge to Word Select Out Valid (WST Out Delay Time)	master	19	_	19	_	19	_	19	ns
123	Word Select In Valid to SCKT Edge (WST In Set-up Time)	slave	12	12	_	12	_	12	_	ns
124	SCKT Edge to Word Select In Not Valid (WST In Hold Time)	slave	12	12	_	12	_	12	_	ns

Note: 1. When the Frequency Ratio between Parallel and Serial clocks is 1:4 or greater

^{2.} When the Frequency Ratio between Parallel and Serial clocks is 1:3 – 1:4



Serial Audio Interface (SAI) Timing




Figure 2-15 SAI Receiver Timing



Serial Audio Interface (SAI) Timing




Figure 2-16 SAI Transmitter Timing



SERIAL HOST INTERFACE (SHI) SPI PROTOCOL TIMING

(C_L = 50 pF; V_{IHS} = 0.7 \times V_{CC}, V_{ILS} = 0.3 \times V_{CC})

Table 2-12 Serial Host Interface (SHI) SPI Protocol Timing

No.	Characteristics	Mode	Filter	Evanacion	50 N	ИНz	66 N	ИHz	81 N	ИHz	Unit
INO.	Characteristics	Mode	Mode	Expression	Min	Max	Min	Max	Min	Max	Unit
	Tolerable Spike Width on Clock or Data In		bypassed narrow wide		_ _ _	0 20 100	_ _ _	0 20 100	_ _ _	0 20 100	ns ns ns
141	Minimum Serial Clock Cycle = t _{SPICC} (min) For frequency below 33 MHz ¹	master	bypassed	$4 \times T_{\mathrm{C}}$	_	_	_	_	_	_	ns
	For frequency above 33 MHz ¹		bypassed narrow wide	$\begin{array}{c} 6\times \mathrm{T_{C}} \\ 1000 \\ 2000 \end{array}$	120 1000 2000	_ _ _	91 1000 2000	 	74.1 1000 2000	_ _ _	ns ns ns
	$CPHA = 0$, $CPHA = 1^2$	slave	bypassed narrow wide	$3 \times T_{\text{C}}$ $3 \times T_{\text{C}} + 25$ $3 \times T_{\text{C}} + 85$	60 85 145	_ 	45 70 130	_ 	37 62 122	_ _ _	ns ns ns
	CPHA = 1	slave	bypassed narrow wide	$3 \times T_{C} + 79$ $3 \times T_{C} + 431$ $3 \times T_{C} + 1022$	139 491 1082	_ _ _	124 476 1067	_ _ _	116 468 1059	_ _ _	ns ns ns
142	Serial Clock High Period	master		$0.5 \times t_{SPICC}$ -10	50	_	35	_	27.0	_	ns
	$CPHA = 0$, $CPHA = 1^2$	slave	bypassed narrow wide	$T_{C} + 8$ $T_{C} + 31$ $T_{C} + 43$	28 51 63	_ _ _	23 46 58	_ _ _	20.3 43.3 55.3	_ _ _	ns ns ns
	CPHA = 1	slave	bypassed narrow wide	$T_{C} + T_{H} + 40$ $T_{C} + T_{H} + 216$ $T_{C} + T_{H} + 511$	70 246 541	_ _ _	63 239 534	_ _ _	58.5 235 530	_ _ _	ns ns ns
143	Serial Clock Low Period	master		$0.5 \times t_{SPICC}$ -10	50	_	35		27.0	_	ns
	$CPHA = 0$, $CPHA = 1^2$	slave	bypassed narrow wide	$T_{C} + 8$ $T_{C} + 31$ $T_{C} + 43$	28 51 63	_ _	23 46 58	_ _	20.3 43.3 55.3	_ _ _	ns ns
	CPHA = 1	slave	bypassed narrow wide	$T_{C} + 43$ $T_{C} + T_{H} + 40$ $T_{C} + T_{H} + 216$ $T_{C} + T_{H} + 511$	70 246 541	_ _ _	63 239 534	_ _ _ _	58.5 235 550	_ _ _ _	ns ns ns ns
144	Serial Clock Rise/Fall Time	master slave		10 2000	_	10 2000		10 2000		10 2000	ns ns



Specifications

 Table 2-12
 Serial Host Interface (SHI) SPI Protocol Timing (Continued)

			Filter		50 N	ИHz	66 N	ИHz	81 N	ИHz	
No.	Characteristics	Mode	Mode	Expression	Min	Max	Min	Max	Min	Max	Unit
146	SS Assertion to First	slave	bypassed	$T_{C} + T_{H} + 35$	65	_	58	_	53.5	_	ns
	SCK Edge CPHA = 0		narrow	$T_{C} + T_{H} + 35$	65 65	—	58 58	_	53.5 53.5	_	ns
	CPHA = 1	slave	wide bypassed	$T_{\rm C} + T_{\rm H} + 35$	6		6		55.5 6	_	ns ns
		Siave	narrow	0	0	_	0	_	0	_	ns
			wide	0	0	_	0	_	0	_	ns
147	Last SCK Edge to SS	slave	bypassed	T _C + 6	26	_	21	_	18.3	_	ns
	Not Asserted		narrow	$T_{\rm C} + 70$	90	_	85	_	82.4	_	ns
	CPHA = 0		wide	$T_{\rm C} + 197$	217	_	212		209	_	ns
	$CPHA = 1^3$	slave	bypassed	2	2	_	2		2	_	ns
			narrow wide	66 193	66 193		66 193		66 193		ns ns
148	Data In Valid to SCK	master	bypassed	0	0	_	0		0		ns
	Edge (Data In Set-up Time)		narrow	MAX $\{(37 - T_C), 0\}$	17	_	22	_	25	_	ns
	Time)		wide	MAX $\{(52 - T_C), 0\}$	32	_	37	_	40	_	ns
		slave	bypassed	0	0		0	_	0	_	ns
			narrow	$MAX \{(38 - T_C), 0\}$	18	_	23	_	26	_	ns
			wide	MAX {(53 – T _C), 0}	33	_	38		41	_	ns
149	SCK Edge to Data In	master	bypassed	$2 \times T_{C} + 17$	57	_	47	_	41.7	_	ns
	Not Valid		narrow	$2 \times T_{\rm C} + 18$	58	—	48	_	42.7	_	ns
	(Data In Hold Time)		wide	$2 \times T_{\rm C} + 28$	68	_	58		52.7	_	ns
		slave	bypassed	$2 \times T_{\rm C} + 17$	57	_	47	_	41.7	_	ns
			narrow	$2 \times T_{\rm C} + 18$	58	_	48	_	42.7	_	ns
			wide	$2 \times T_{\rm C} + 28$	68	_	58	_	52.7	_	ns
150	SS Assertion to Data Out Active	slave		4	4	_	4	_	4	_	ns
151	SS Deassertation to Data high impedance ⁴	slave		24	_	24	_	24	_	24	ns
152	SCK Edge to Data Out	master	bypassed	41	_	41		41	_	41	ns
	Valid (Data Out Delay		narrow	214	—	214	_	214	<u> </u>	214	ns
	Time)		wide	504	—	504	_	504	_	504	ns
	$CPHA = 0$, $CPHA = 1^2$	slave	bypassed	41	—	41	_	41	_	41	ns
			narrow	214	—	214	_	214	_	214	ns
	CDIIA 1	-1-	wide	504	_	504	_	504	_	504	ns
	CPHA = 1	slave	bypassed	$T_C + T_H + 40$	_	70	_	63	_	58.5	ns
			narrow wide	$T_C + T_H + 216$		246 541		239 534		235 530	ns
			wide	$T_C + T_H + 511$		J41		J34		550	ns



Table 2-12 Serial Host Interface (SHI) SPI Protocol Timing (Continued)

No.	Characteristics	Mode	Filter	Expression	50 N	ИHz	66 N	ИНz	81 N	ИHz	Unit
110.	Characteristics	Wiode	Mode	Lapression	Min	Max	Min	Max	Min	Max	
153	SCK Edge to Data Out Not Valid (Data Out Hold Time)	master slave	bypassed narrow wide bypassed narrow wide	0 57 163 0 57 163	0 57 163 0 57 163	_ _ _ _	0 57 163 0 57 163		0 57 163 0 57 163	_ _ _ _ _	ns ns ns ns ns
154	SS Assertion to Data Out Valid CPHA = 0	slave		$T_C + T_H + 35$	_	65	_	58	_	53.5	ns
157	First SCK Sampling Edge to HREQ Output Deassertation	slave	bypassed narrow wide	$3 \times T_{C} + T_{H} + 32 \\ 3 \times T_{C} + T_{H} + \\ 209 \\ 3 \times T_{C} + T_{H} + \\ 507$		102 279 577		85 262 560	_	75 252 550	ns ns
158	Last SCK Sampling Edge to HREQ Output Not Deasserted CPHA = 1	slave	bypassed narrow wide	$2 \times T_{C} + T_{H} + 6 \\ 2 \times T_{C} + T_{H} + 63 \\ 2 \times T_{C} + T_{H} + \\ 169$	56 113 219		44 101 207		36.9 93.9 200		ns ns ns
159	SS Deassertation to HREQ Output Not Deasserted CPHA = 0	slave		$2 \times T_C + T_H + 7$	57		45		37.9		ns
160	SS Deassertation Pulse Width CPHA = 0	slave		T _C + 4	24		19	_	16.3	_	ns
161	HREQ In Assertion to First SCK Edge	master		$0.5 \times t_{SPICC} + 2 \times T_C + 6$	106	_	82	_	67.7		ns
162	HREQ In Deassertation to Last SCK Sampling Edge (HREQ In Set-up Time) CPHA = 1	master		0	0	_	0		0	_	ns



 Table 2-12
 Serial Host Interface (SHI) SPI Protocol Timing (Continued)

No.	Characteristics	Mode	Filter	Expression	50 N	ИНz	66 N	ИHz	81 N	ИHz	Unit
INU.	Characteristics	Mode	Mode	Expression	Min	Max	Min	Max	Min	Max	Ome
1	First SCK Edge to HREQ In Not Asserted (HREQ In Hold Time)	master		0	0	_	0	_	0	_	ns

Note:

- For an Internal Clock frequency below 33 MHz, the minimum permissible Internal Clock to Serial Clock frequency ratio is 4:1. For an Internal Clock frequency above 33 MHz, the minimum permissible Internal Clock to Serial Clock frequency ratio is 6:1.
- 2. In CPHA = 1 mode, the SPI slave supports data transfers at t_{SPICC} = 3 × T_{C} , if the user assures that the HTX is written at least T_{C} ns before the first edge of SCK of each word.In CPHA = 1 mode, the SPI slave supports data transfers at t_{SPICC} = 3 × T_{C} , if the user assures that the HTX is written at least T_{C} ns before the first edge of SCK of each word.
- 3. When CPHA = 1, the \overline{SS} line may remain active low between successive transfers.
- 4. Periodically sampled, not 100% tested




Figure 2-17 SPI Master Timing (CPHA = 0)






Figure 2-18 SPI Master Timing (CPHA = 1)



Specifications




Figure 2-19 SPI Slave Timing (CPHA = 0)






Figure 2-20 SPI Slave Timing (CPHA = 1)

SERIAL HOST INTERFACE (SHI) I²C PROTOCOL TIMING

$$(V_{IHS} = 0.7 \times V_{CC}, \, V_{ILS} = 0.3 \times V_{CC})$$

$$(V_{OHS} = 0.8 \times V_{CC}, \, V_{OLS} = 0.2 \times V_{CC})$$

$$(R_P \, (min) = 1.5 \, k\Omega)$$

Table 2-13 SHI I²C Protocol Timing

	Standard I^2C ($C_L = 400 \text{ pF}, R_P = 2 \text{ k}\Omega$				
		G 1.1	All free	quencies	T T •.
No.	Characteristics	Symbol	Min	Max	Unit
_	Tolerable Spike Width on SCL or SDA Filters Bypassed Narrow Filters Enabled Wide Filters Enabled		_ _ _	0 20 100	ns ns ns
171	Minimum SCL Serial Clock Cycle	t _{SCL}	10.0	_	μs
172	Bus Free Time	t _{BUF}	4.7	_	μs
173	Start Condition Set-up Time	t _{SU;STA}	4.7	_	μs
174	Start Condition Hold Time	t _{HD;STA}	4.0	_	μs
175	SCL Low Period	t _{LOW}	4.7	_	μs
176	SCL High Period	t _{HIGH}	4.0	_	μs
177	SCL and SDA Rise Time	t _r	_	1.0	μs
178	SCL and SDA Fall Time	t _f	_	0.3	μs
179	Data Set-up Time	t _{SU;DAT}	250	_	ns
180	Data Hold Time	t _{HD;DAT}	0.0	_	ns
182	SCL Low to Data Out Valid	t _{VD;DAT}	_	3.4	μs
183	Stop Condition Set-up Time	t _{SU;STO}	4.0	_	μs
Note:	Refer to the <i>DSP56004 User's Manual</i> for a detailed modes.	d description of how to	use the c	lifferent fil	tering



The Programmed Serial Clock Cycle, t₁²CCP, is specified by the value of the HDM5-HDM0 and HRS bits of the HCKR (SHI Clock control Register).

The expression for t_{I^2CCP} is:

$$t_{1^{2}CCP} = [Tc \times 2 \times (HDM[5:0] + 1) \times (7 \times (1 - HRS) + 1)]$$

where

- HRS is the Prescaler Rate Select bit. When HRS is cleared, the fixed divide-byeight prescaler is operational. When HRS is set, the prescaler is bypassed.
- HDM5-HDM0 are the Divider Modulus Select bits.
- A divide ratio from 1 to 64 (HDM5–HDM0 = 0 to \$3F) may be selected.

In I²C mode, you may select a value for the Programmed Serial Clock Cycle from

$$6 \times T_{C}$$
 (HDM5-HDM0 = 2, HRS = 1) to $1024 \times T_{C}$ (HDM5-HDM0 = \$3F, HRS = 0).

The DSP56004 provides an improved I²C bus protocol. In addition to supporting the 100 kHz I²C bus protocol, the SHI in I²C mode supports data transfers at up to 1000 kHz. The actual maximum frequency is limited by the bus capacitances (C_I),the pullup resistors (R_P), (which affect the rise and fall time of SDA and SCL, (see table below)), and by the input filters.

Consideration for programming the SHI Clock Control Register (HCKR) – Clock Divide Ratio: the master must generate a bus free time greater than T172 slave when operating with a DSP56004 SHI I²C slave.

The table below describes a few examples:

Table 2-14 Considerations for Programming the SHI Clock control Register (HCKR)

	Cond	itions to be	e Considered			Resu	ulting Limi	tations
Bus Load	Master Oper- ating Freq.	Slave Oper- ating Freq.	Master Filter Mode	Slave Filter Mode	T172 Slave	Min. Perm- issible t _{I'CCP}	T172 Master	Maximum I ² C Serial Frequency
$C_L = 50 \text{ pF},$ $R_P = 2 \text{ k}\Omega$	81 MHz	81 MHz	Bypassed Narrow Wide	Bypassed Narrow Wide	36 ns 60 ns 95 ns	$\begin{array}{c} 52 \times T_{C} \\ 56 \times T_{C} \\ 62 \times T_{C} \end{array}$	41 ns 66 ns 103 ns	1010 kHz 825 kHz 634 kHz



Example: for C_L = 50 pF, R_P = 2 k Ω , f = 88 MHz, Bypassed Filter mode: The master, when operating with a DSP56004 SHI I 2 C slave with an 88 MHz operating frequency, must generate a bus free time greater than 36 ns (T172 slave). Thus, the minimum permissible t_{I^2CCP} is $56 \times T_C$ which gives a bus free time of at least 41 ns (T172 master). This implies a maximum I 2 C serial frequency of 1010 kHz.

In general, bus performance may be calculated from the C_L and R_P of the bus, the Input Filter modes and operating frequencies of the master and the slave. **Table 2-15** contains the expressions required to calculate all relevant performance timing for a given C_L and R_P .

Table 2-15 SHI Improved I²C Protocol Timing

			Imp	roved I ² C (C	$_{L}$ = 50 pF, R_{P} = 2 kg	Ω)						
						50 M	1Hz ²	66 N	1Hz ³	81 M	1Hz ⁴	U
No.	Char.	Sym.	Mode	Filter Mode	Expression	Min	Max	Min	Max	Min	Max	n i t
_	Tolerable Spike Width on SCL or SDA			bypassed narrow wide	0 20 100		0 20 100	_ _ _	0 20 100	_ _ _	0 20 100	ns ns ns
171	SCL Serial Clock Cycle	t _{SCL}	master	bypassed	$t_{\stackrel{1^2CCP}{-}} + 3 \times \\ T_{\stackrel{1}{C}} + 72 \\ + t_{\stackrel{1}{r}}$	1050	_	1007	_	989	_	ns
				narrow	$\begin{vmatrix} t_{I^2CCP} + 3 \times T_C + \\ 245 + t_r \end{vmatrix}$	1263	_	1225	_	1212	_	ns
				wide	$\begin{array}{c} t_{\text{I}^2\text{CCP}} + 3 \times T_{\text{C}} + \\ 535 + t_{\text{r}} \end{array}$	1593	_	1591	_	1576	_	ns
			slave	bypassed	$4 \times T_{C} + T_{H} + 172 + t_{r}$	500	_	478	_	466	_	ns
				narrow	$4 \times T_{C} + T_{H} + 366 + t_{r}$	694		672	_	660	_	ns
				wide	$4 \times T_{C} + T_{H} + 648 + t_{r}$	976	_	954	_	942	_	ns
172	Bus Free Time	t _{BUF}	master	bypassed	$0.5 \times t_{\text{I}^2\text{CCP}} - 42 - t_r$	60	_	46	_	41.1	_	ns
				narrow	$0.5 \times t_{\text{I}^2\text{CCP}} - 42 - t_r$	80		68	_	65.8	_	ns
				wide	$0.5 \times t_{\text{I}^{2}\text{CCP}} - 42 - t_{\text{r}}$	100	_	102	_	103	_	ns
			slave	bypassed narrow wide	$ \begin{array}{c} 2 \times T_{C} + 11 \\ 2 \times T_{C} + 35 \\ 2 \times T_{C} + 70 \end{array} $	51 75 110	_ _ _	41 65 100	_ _ _	35.7 59.7 94.7	_ _ _	ns ns ns
173	Start Condition	t _{SU;STA}	slave	bypassed	12	12	_	12	_	12	_	ns
	Set-up Time			narrow wide	50 150	50 150	_	50 150	_	50 150		ns ns



Table 2-15 SHI Improved I²C Protocol Timing (Continued)

			Imp	roved I ² C (C	$C_L = 50 \text{ pF}, R_P = 2 \text{ kg}$	2)						
				F*14		50 N	1Hz ²	66 N	1Hz ³	81 M	1Hz ⁴	U
No.	Char.	Sym.	Mode	Filter Mode	Expression	Min	Max	Min	Max	Min	Max	n i t
174	Start Condition Hold Time	t _{HD;STA}	master	bypassed	$0.5 \times t_{I^{2}CCP} + 12 -$	332	_	318	_	313	_	ns
	Tiola Time			narrow	$0.5 \times t_{\text{I}^2\text{CCP}} + 12 -$	352	_	340	_	338	_	ns
				wide	$0.5 \times t_{\text{I}^2\text{CCP}} + 12 - t_2$	372	_	378	_	375	_	ns
			slave	bypassed	$2 \times T_C + T_H + 21$	71	_	59	_	51.9	_	ns
				narrow	$2 \times T_C + T_H + 100$		—	138	—	131	—	ns
				wide	$2 \times T_C + T_H + 200$	250	_	238	_	231	_	ns
175	SCL Low Period	t _{LOW}	master	bypassed	$0.5 \times t_{\text{I}^2\text{CCP}} + 18 - t_{\epsilon}$	338	_	324	_	319	_	ns
				narrow	$0.5 \times t_{I^{2}CCP} + 18 - t_{c}$	358		346	_	344	_	ns
				wide	$0.5 \times t_{1^{2}CCP} + 18 - t_{1}$	378	_	384	_	381	_	ns
			slave	bypassed	$2 \times T_C + 74 + t_r$	352		342		337		ns
				narrow	$2 \times T_C + 286 + t_r$	564		554		536		ns
				wide	$2 \times T_{\rm C} + 586 + t_{\rm r}$	864		854		849		ns
176	SCL High Period	t _{HIGH}	master	bypassed	$0.5 \times t_{I^{2}CCP} + 2 \times T_{C} + 19$	379	_	375	_	365	_	ns
				narrow	$0.5 \times t_{I^2CCP} + 2 \times T_C + 144$	544	_	523	_	514	_	ns
				wide	$0.5 \times t_{I^2CCP} + 2 \times T_C + 356$	776	_	773	_	763	_	ns
			slave	bypassed	$2 \times T_C + T_H - 1$	49		37		30		ns
				narrow	$2 \times T_C + T_H + 18$	68	_	56	_	49	_	ns
				wide	$2 \times T_C + T_H + 30$	80	—	68	—	61	—	ns
177	SCL Rise Time Output ¹	t _r			17 V D V		238		238		238	ne
	Output				$\begin{array}{c} 1.7 \times R_{\rm P} \times \\ (C_{\rm L} + 20) \end{array}$		230		۵30		230	ns
	Input				2000	_	2000	_	2000	_	2000	ns
178	SCL Fall Time Output ¹	t _f			20 + 0.1 ×	_	20	_	20	_	20	ns
	Input				(C _L - 50) 2000	_	2000	_	2000	_	2000	ns
179	Data Set-up Time	t _{SU;DAT}		bypassed narrow	$T_{\rm C} + 8$ $T_{\rm C} + 60$	28 80	_	23 75	_	20 72	_	ns ns
				wide	$T_C^C + 74$	94	_	89	_	86	—	ns

Freescale Semiconductor, Inc.

Specifications

Serial Host Interface (SHI) I²C Protocol Timing

Table 2-15 SHI Improved I²C Protocol Timing (Continued)

			Imp	roved I ² C (C	$_{L} = 50 \text{ pF}, R_{P} = 2 \text{ kg}$	2)						
						50 M	$0 \mathrm{MHz^2} \Big 66 \mathrm{MHz^2}$		1Hz ³	3 81 MHz ⁴		U
No.	Char.	Sym.	Mode	Filter Mode	Expression	Min	Max	Min	Max	Min	Max	n i t
180	Data Hold Time	t _{HD;DAT}		bypassed narrow wide	0 0 0	0 0 0	_ _ _	0 0 0	_ _ _	0 0 0		ns ns ns
182	SCL Low to Data Out Valid	t _{VD;DAT}		bypassed narrow wide	$\begin{array}{c} 2 \times T_C + 71 + t_r \\ 2 \times T_C + 244 + t_r \\ 2 \times T_C + 535 + t_r \end{array}$	_ _ _	349 522 813	_ _ _	339 512 803	_ _ _	344 507 798	ns ns ns
183	Stop Condition Set-up Time	t _{SU;STO}	master	bypassed narrow	$0.5 \times t_{I^{\circ}CCP} + T_{C} + \\ T_{H} + 11 \\ 0.5 \times t_{I^{\circ}CCP} + T_{C} + \\ T_{H} + 69$	381 459	_	359 440	_	351 433		ns ns
				wide	$\begin{vmatrix} 0.5 \times t_{\text{I}^2\text{CCP}} + T_{\text{C}} + \\ T_{\text{H}} + 183 \end{vmatrix}$	613	_	592	_	584	_	ns
			slave	bypassed narrow wide	11 50 150	11 50 150	 - -	11 50 150	— — —	11 50 150	_ 	ns ns ns
184	HREQ In Deassertation to Last SCL Edge (HREQ In Set-up Time)		master	bypassed narrow wide	0 0 0	0 0 0		0 0 0		0 0 0		ns ns ns
186	First SCL Sampling Edge to HREQ Output Deassertation		slave	bypassed narrow wide	$3 \times T_{C} + T_{H} + 32 3 \times T_{C} + T_{H} + 209 3 \times T_{C} + T_{H} + 507$	_ _ _	102 279 577		85 262 560		75 252 550	ns ns ns
187	Last SCL Edge to HREQ Output Not Deasserted		slave	bypassed narrow wide	$2 \times T_{C} + T_{H} + 6 \\ 2 \times T_{C} + T_{H} + 63 \\ 2 \times T_{C} + T_{H} + 169$	56 113 219	_ _ _	44 101 207	_ _ _	37 93.9 200	 - -	ns ns ns
188	HREQ In Assertion to First SCL Edge		master	bypassed narrow wide	$\begin{aligned} &t_{I^*CCP} + 2 \times T_C + 6 \\ &t_{I^*CCP} + 2 \times T_C + 6 \\ &t_{I^*CCP} + 2 \times T_C + 6 \end{aligned}$	726 766 846	_ _ _	688 733 809	_ _ _	673 722 796		ns ns ns




Table 2-15 SHI Improved I²C Protocol Timing (Continued)

	Improved I ² C (C _L = 50 pF, R _P = 2 k Ω)											
	Char.	Sym.	Mode	Filter Mode	Expression	50 MHz ²		66 MHz ³		81 MHz ⁴		
No.						Min	Max	Min	Max	Min	Max	n i t
	First SCL Edge to HREQ In Not Asserted (HREQ In Hold Time)		master		0	0	_	0	_	0	_	ns

Note:

- C_L is in pF, R_P is in k Ω , and result is in ns.
- A $t_{1^{2}CCP}$ of $34 \times T_{C}$ (the maximum permitted for the given bus load) was used for the calculations in the Bypassed Filter mode.

A $t_{1^{\prime}CCP}$ of $36 \times T_{C}$ (the maximum permitted for the given bus load) was used for the calculations in the Narrow Filter mode.

A $t_{1^{\circ}CCP}$ of $40 \times T_{C}$ (the maximum permitted for the given bus load) was used for the calculations in the Wide Filter mode.

- A $t_{\Gamma CCP}$ of $43 \times T_C$ (the maximum permitted for the given bus load) was used for the calculations in the Bypassed Filter mode.
 - A $t_{1^{\prime}CCP}$ of $46 \times T_{C}$ (the maximum permitted for the given bus load) was used for the calculations in the Narrow Filter mode.
 - A $t_{1^{\circ}CCP}$ of $51 \times T_{C}$ (the maximum permitted for the given bus load) was used for the calculations in the Wide Filter mode.
- A $t_{\Gamma CCP}$ of $52 \times T_C$ (the maximum permitted for the given bus load) was used for the calculations in the Bypassed Filter mode.

A $t_{1^{\circ}CCP}$ of $56 \times T_{C}$ (the maximum permitted for the given bus load) was used for the calculations in the Narrow Filter mode.

- A $t_{1^{\circ}CCP}$ of $62 \times T_{C}$ (the maximum permitted for the given bus load) was used for the calculations in the Wide Filter mode.
- Refer to the DSP56004 User's Manual for a detailed description of how to use the filtering modes.




Figure 2-21 I²C Timing




General Purpose I/O (GPIO) Timing

GENERAL PURPOSE I/O (GPIO) TIMING

 $(C_L = 50 pF + 2 TTL Loads)$

Table 2-16 GPIO Timing

No.	Characteristics	Expression	All frequencies		Unit	
140.	Characteristics	Expression	Min	Max		
201	EXTAL Edge to GPIO Out Valid (GPIO Out Delay Time)	26	_	26	ns	
202	EXTAL Edge to GPIO Out Not Valid (GPIO Out Hold Time)	2	2	_	ns	
203	GPIO In Valid to EXTAL Edge (GPIO In Set-up Time)	10	10	_	ns	
204	EXTAL Edge to GPIO In Not Valid (GPIO In Hold Time)	6	6	_	ns	



Note: 1. Valid when the ratio between EXTAL frequency and internal clock frequency equals 1

AA0276

Figure 2-22 GPIO Timing



ON-CHIP EMULATION (OnCETM) TIMING

 $(C_L = 50 pF + 2 TTL Loads)$

Table 2-17 OnCE Timing

No.	Characteristics	All freq	Unit		
INU.	Characteristics	Min	Max	– Unit	
230	DSCK Low	40	_	ns	
231	DSCK High	40	_	ns	
232	DSCK Cycle Time	200	_	ns	
233	DR Asserted to DSO (ACK) Asserted	5 T _C	_	ns	
234	DSCK High to DSO Valid	_	42	ns	
235	DSCK High to DSO Invalid	3	_	ns	
236	DSI Valid to DSCK Low (Set-up)	15	_	ns	
237	DSCK Low to DSI Invalid (Hold)	3	_	ns	
238	Last DSCK Low to OS0-OS1, ACK Active	$3 T_C + T_L$	_	ns	
239	DSO (ACK) Asserted to First DSCK High	2 T _C	_	ns	
240	DSO (ACK) Assertion Width	$4 T_{\rm C} + T_{\rm H} - 3$	5 T _C + 7	ns	
241	DSO (ACK) Asserted to OS0–OS1 High Impedance ¹	_	0	ns	
242	OS0-OS1 Valid to EXTAL Transition #2	T _C - 21	_	ns	
243	EXTAL Transition #2 to OS0-OS1 Invalid	0	_	ns	
244	Last DSCK Low of Read Register to First DSCK High of Next Command	7 T _C + 10	_	ns	
245	Last DSCK Low to DSO Invalid (Hold)	3	_	ns	
246	DR Assertion to EXTAL Transition #2 for Wake Up from Wait State	10	T _C - 10	ns	
247	EXTAL Transition #2 to DSO After Wake Up from Wait State	17 T _C	_	ns	



 Table 2-17
 OnCE Timing (Continued)

on Width recover from WAIT recover from WAIT and enter Debug ode on to DSO (ACK) Valid (Enter Debug er Asynchronous Recovery from Wait on Width to Recover from STOP ² tternal Clock, OMR Bit 6 = 0	Min 15 13 T _C + 15 17 T _C	Max 12 T _C - 15 —	ns ns ns
recover from WAIT recover from WAIT and enter Debug ode on to DSO (ACK) Valid (Enter Debug er Asynchronous Recovery from Wait on Width to Recover from STOP ²	13 T _C + 15	12 T _C - 15 	ns
er Asynchronous Recovery from Wait on Width to Recover from STOP ²	17 T _C	_	ns
ternal Clock, OMR Bit 6 = 1 ternal Clock, PCTL Bit 17 = 1	15 15 15	$\begin{array}{c} 65548 \ T_{C} + T_{L} \\ 20 \ T_{C} + T_{L} \\ 13 \ T_{C} + T_{L} \end{array}$	ns ns ns
on Width to Recover from STOP and g mode ² tternal Clock, OMR Bit 6 = 0 tternal Clock, OMR Bit 6 = 1 tternal Clock, PCTL Bit 17 = 1	$65549 T_C + T_L \\ 21 T_C + T_L \\ 14 T_C + T_L$	_ _ _	ns ns ns
on to DSO (ACK) Valid (Enter Debug er Recovery from Stop State ² tternal Clock, OMR Bit 6 = 0 tternal Clock, OMR Bit 6 = 1 tternal Clock, PCTL Bit 17 = 1	$65553 T_{C} + T_{L} \\ 25 T_{C} + T_{L} \\ 18 T_{C} + T_{L}$	_ _ _	ns ns ns
	ernal Clock, OMR Bit 6 = 0 ernal Clock, OMR Bit 6 = 1 ernal Clock, PCTL Bit 17 = 1 on to DSO (ACK) Valid (Enter Debug r Recovery from Stop State ² ernal Clock, OMR Bit 6 = 0 ernal Clock, OMR Bit 6 = 1 ernal Clock, PCTL Bit 17 = 1	ernal Clock, OMR Bit $6=0$ ernal Clock, OMR Bit $6=1$ ernal Clock, PCTL Bit $17=1$ on to DSO (\overline{ACK}) Valid (Enter Debug recovery from Stop State ² ernal Clock, OMR Bit $6=0$ ernal Clock, OMR Bit $6=1$ ernal Clock, PCTL Bit $17=1$ on T_L $65549 T_C + T_L$ $21 T_C + T_L$ $14 T_C + T_L$ $14 T_C + T_L$ $14 T_C + T_L$ $15 T_C + T_L$ $15 T_C + T_L$ $15 T_C + T_L$	ernal Clock, OMR Bit $6=0$ ernal Clock, OMR Bit $6=1$ ernal Clock, PCTL Bit $17=1$ on to DSO (\overline{ACK}) Valid (Enter Debug r Recovery from Stop State ² ernal Clock, OMR Bit $6=0$ ernal Clock, OMR Bit $6=1$ ernal Clock, PCTL Bit $17=1$ $21 T_C + T_L$ $ 65553 T_C + T_L$ $-$ ernal Clock, OMR Bit $6=1$ ernal Clock, PCTL Bit $17=1$ $18 T_C + T_L$ $-$




Figure 2-23 DSP56004 OnCE Serial Clock Timing






Figure 2-24 DSP56004 OnCE Acknowledge Timing





Figure 2-25 DSP56004 OnCE Data I/O to Status Timing



Note: 1. High Impedance, external pull-down resistor

AA0280

Figure 2-26 DSP56004 OnCE Read Timing





Figure 2-27 DSP56004 OnCE Data I/O Status Timing





Note: 1. High Impedance, external pull-down resistor

2. Valid when the ratio between EXTAL frequency and clock frequency equals 1 AA0282

Figure 2-28 DSP56004 OnCE EXTAL to Status Timing




Figure 2-29 DSP56004 OnCE DSCK Next Command After Read Register Timing




Figure 2-30 Synchronous Recovery from Wait State




Figure 2-31 Asynchronous Recovery from Wait State




Figure 2-32 Asynchronous Recovery from Stop State



Freescale Semiconductor, Inc.

Specifications

On-Chip Emulation (OnCETM) Timing





SECTION 3 PACKAGING


PIN-OUT AND PACKAGE INFORMATION

This section provides information about the available packages for this product, including diagrams of the package pinouts and tables describing how the signals described in **Section 1** are allocated. The DSP56004 is available in an 80-pin Plastic Quad Flat Pack (PQFP) package.



PQFP Package Description


Top and bottom views of the PQFP package are shown in **Figure 3-1** and **Figure 3-2** with their pin-outs.



Note: An OVERBAR indicates the signal is asserted when the voltage = ground (active low). To simplify locating the pins, each fifth pin is shaded in the illustration.

Figure 3-1 Top View





Note: An $\overline{OVERBAR}$ indicates the signal is asserted when the voltage = ground (active low). To simplify locating the pins, each fifth pin is shaded in the illustration.

Figure 3-2 Bottom View

 Table 3-1
 DSP56004 Pin Identification by Pin Number

Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name
1	GND_A	28	V_{CCQ}	55	WSR
2	MCS0	29	$\mathrm{GND}_{\mathrm{Q}}$	56	SDI1
3	MA15/MCS3	30	PINIT	57	SDI0
4	MA14	31	GND_P	58	DSO
5	MA13	32	PCAP	59	DSI/OS0
6	V _{CCA}	33	V _{CCP}	60	DSCK/OS1
7	MA12	34	GND_S	61	DR
8	GND _A	35	MISO/SDA	62	MD7
9	V_{CCQ}	36	RESET	63	MD6
10	$\mathrm{GND}_{\mathrm{Q}}$	37	MODA/IRQA	64	MD5
11	MA11	38	MODB/IRQB	65	MD4
12	MA10	39	MODC/NMI	66	GND_D
13	MA9	40	V _{CCS}	67	MD3
14	MA8	41	MOSI/HA0	68	MD2
15	GND _A	42	SS/HA2	69	MD1
16	MA7	43	HREQ	70	V _{CCD}
17	V _{CCA}	44	GND_S	71	MD0
18	MA6	45	SDO2	72	GND_D
19	MA5	46	SDO1	73	GPIO3
20	MA4	47	SDO0	74	GPIO2
21	GND _A	48	V _{CCS}	75	GPIO1
22	MA3	49	SCKT	76	GPIO0
23	MA2	50	WST	77	MRD
24	MA1	51	SCKR	78	MWR
25	MA0	52	$\mathrm{GND}_{\mathrm{Q}}$	79	MA17/MCS1/ MRAS
26	SCK/SCL	53	V_{CCQ}	80	MA16/MCS2/ MCAS
27	EXTAL	54	GND_S		



 Table 3-2
 DSP56004 Pin Identification by Signal Name

Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #
DR	61	MA5	19	MRD	77
DSCK	60	MA6	18	MWR	78
DSI	59	MA7	16	NMI	39
DSO	58	MA8	14	OS0	59
EXTAL	27	MA9	13	OS1	60
$\mathrm{GND}_{\mathrm{A}}$	1	MA10	12	PCAP	32
$\mathrm{GND}_{\mathrm{A}}$	8	MA11	11	PINIT	30
$\mathrm{GND}_{\mathrm{A}}$	15	MA12	7	RESET	36
$\mathrm{GND}_{\mathrm{A}}$	21	MA13	5	SCK	26
$\mathrm{GND}_{\mathrm{D}}$	66	MA14	4	SCKR	51
$\mathrm{GND}_{\mathrm{D}}$	72	MA15	3	SCKT	49
$\mathrm{GND}_{\mathrm{P}}$	31	MA16	80	SCL	26
$\mathrm{GND}_{\mathrm{Q}}$	10	MA17	79	SDA	35
GND_Q	29	MCAS	80	SDI0	57
$\mathrm{GND}_{\mathrm{Q}}$	52	MCS0	2	SDI1	56
$\mathrm{GND}_{\mathrm{S}}$	34	MCS1	79	SDO0	47
$\mathrm{GND}_{\mathrm{S}}$	44	MCS2	80	SDO1	46
$\mathrm{GND}_{\mathrm{S}}$	54	MCS3	3	SDO2	45
GPIO0	76	MD0	71	SS	42
GPIO1	75	MD1	69	V_{CCA}	6
GPIO2	74	MD2	68	V_{CCA}	17
GPIO3	73	MD3	67	V_{CCD}	70
HA0	41	MD4	65	V_{CCP}	33
HA2	42	MD5	64	V_{CCQ}	9
HREQ	43	MD6	63	$V_{\rm CCQ}$	28
ĪRQĀ	37	MD7	62	V_{CCQ}	53
ĪRQB	38	MISO	35	V _{CCS}	40
MA0	25	MODA	37	V_{CCS}	48
MA1	24	MODB	38	WSR	55
MA2	23	MODC	39	WST	50
MA3	22	MOSI	41		
MA4	20	MRAS	79		



Packaging

Freescale Semiconductor, Inc.

Pin-out and Package Information

 Table 3-3
 DSP56004 Power Supply Pins

Pin #	Signal Name	Circuit Supplied
6	V _{CCA}	Address Bus Buffers
17		
1	GND_A	
8		
15		
21		
70	V _{CCD}	Data Bus Buffers
66	GND_D	
72		
9	V_{CCQ}	Internal Logic
28		
53		
10	GND_{Q}	
29		
52		
33	V _{CCP}	PLL
31	GND_P	
40	V _{CCS}	Serial Ports
48		
34	GND_S	
44		
54		






Figure 3-3 80-pin Plastic Quad Flat Pack (PQFP) Mechanical Information



Packaging

Ordering Drawings

ORDERING DRAWINGS

Complete mechanical information regarding DSP56004 packaging is available by facsimile through Motorola's $Mfax^{TM}$ system. Call the following number to obtain information by facsimile:

(602) 244-6591

The Mfax automated system requests the following information:

- The receiving facsimile telephone number including area code or country code
- The caller's Personal Identification Number (PIN)

Note: For first time callers, the system provides instructions for setting up a PIN, which requires entry of a name and telephone number.

- The type of information requested:
 - Instructions for using the system
 - A literature order form
 - Specific part technical information or data sheets
 - Other information described by the system messages

A total of three documents may be ordered per call.

The DSP56004 80-pin PQFP package mechanical drawing is referenced as 841B-01.





SECTION 4 DESIGN CONSIDERATIONS

THERMAL DESIGN CONSIDERATIONS

An estimation of the chip junction temperature, T_J , in $^{\circ}C$ can be obtained from the equation:

Equation 1:
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

 T_A = ambient temperature °C

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W

 P_D = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

Equation 2:
$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance ${^{\circ}C/W}$

 $R_{\theta IC}$ = package junction-to-case thermal resistance °C/W

 $R_{\theta CA}$ = package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board, or otherwise change the thermal dissipation capability of the area surrounding the device on a Printed Circuit Board. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the Printed Circuit Board, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.



Freescale Semiconductor, Inc.

Design Considerations

Thermal Design Considerations

The thermal performance of plastic packages is more dependent on the temperature of the Printed Circuit Board to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages:

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation $(T_J T_T)/P_D$.

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, Thermal Characterization Parameter or Ψ_{JT} , has been defined to be $(T_J-T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.



Electrical Design Considerations

ELECTRICAL DESIGN CONSIDERATIONS

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP, and from the board ground to each GND pin.
- Use at least four 0.01–0.1 μF bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 in per capacitor lead
- Use at least a four-layer Printed Circuit Board (PCB) with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, and NMI pins. Maximum Printed Circuit Board (PCB) trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except as noted in **Section 1**.
- Take special care to minimize noise levels on the V_{CCP} and GND_P pins.
- If multiple DSP56004 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.

Freescale Semiconductor, Inc.

Design Considerations

Power Consumption Considerations

POWER CONSUMPTION CONSIDERATIONS

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is Alternating Current (AC), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the formula:

Equation 3: $I = C \times V \times f$

where: C = node/pin capacitance

V = voltage swing

f = frequency of node/pin toggle

Example 4-1 Current Consumption

For an I/O pin loaded with 50 pF capacitance, operating at 5.5 V, and with a 81 MHz clock, toggling at its maximum possible rate (20 MHz), the current consumption is:

Equation 4:
$$I = 50 \times 10^{-12} \times 5.5 \times 20 \times 10^{6} = 5.5 \text{ mA}$$

The Maximum Internal Current (I_{CCI} max) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The Typical Internal Current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption:

- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.
- Disable unused pin activity.

escale Semiconductor, Inc

Current consumption test code:

```
org
          p:RESET
                   MAIN
           jmp
           org
                   p:MAIN
                   #$180000,x:$FFFD
          movep
                   #0,r0
          move
                   #0,r4
          move
                   #$00FF,m0
          move
                   #$00FF,m4
          move
          nop
                   #256
          rep
          move
                           r0,x:(r0)+
          rep
                   #256
                   r4,y:(r4)+
          mov
           clr
          move
                           1:(r0)+,a
                   #30
          rep
                   x0,y0,a
                                x:(r0)+,x0
                                                      y:(r4)+,y0
          mac
                     a,p:(r5)
          move
                     TP1
           jmp
TP1
           nop
                   MAIN
           jmp
```



Freescale Semiconductor, Inc.

Design Considerations

Power-Up Considerations

POWER-UP CONSIDERATIONS

To power-up the device properly, ensure that the following conditions are met:

- Stable power is applied to the device according to the specifications in Table
 2-3 (DC Electrical Characteristics).
- The external clock oscillator is active and stable.
- RESET is asserted according to the specifications in **Table 2-7** (Reset, Stop, Mode Select, and Interrupt Timing).
- The following input pins are driven to valid voltage levels: DR, PINIT, MODA, MODB, and MODC.

Care should be taken to ensure that the maximum ratings for all input voltages obey the restrictions on **Table 2-1** (Maximum Ratings), at all phases of the power-up procedure. This may be achieved by powering the external clock, hardware reset, and mode selection circuits from the same power supply that is connected to the power supply pins of the chip.

At the beginning of the hardware reset procedure, the device might consume significantly more current than the specified typical supply current. This is because of contentions among the internal nodes being affected by the hardware reset signal until they reach their final hardware reset state.





SECTION 5 ORDERING INFORMATION

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and to place an order.

Table 5-1 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSP56004	5 V	Quad Flat Pack (QFP)			DSP56004FJ50
		(QFP)		66	DSP56004FJ66
				81	DSP56004FJ81
DSP56004ROM ¹	5 V	Quad Flat Pack (QFP)	80	50	Customer Specific
				66	Customer Specific
				81	Customer Specific

Note: 1. For additional information on future part development, or to request specific ROM-based support, call your local Motorola Semiconductor sales office or authorized distributor.





Freescale Semiconductor, Inc.

OnCE, Mfax, and Symphony are trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 303-675-2140 1 (800) 441-2447

Mfax™:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609 US & Canada ONLY (800) 774-1848

Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298

Technical Resource Center:

1 (800) 521-6274

DSP Helpline

dsphelp@dsp.sps.mot.com

Japan:

Nippon Motorola Ltd. Tatsumi-SPD-JLDC 6F Seibu-Butsuryu-Center 3-14-2 Tatsumi Koto-Ku Tokyo 135, Japan 81-3-3521-8315

Internet:

http://www.motorola-dsp.com

