SERIAL INTERFACE CODEC/FILTER

- COMPLETE CODEC AND FILTERING SYS-TEM (combo) INCLUDING:
 - Transmit high-pass and low-pass filtering.
 - Receive low-pass filter with sin x/x correction.
 - Active RC noise filters.
 - μ-law or A-law compatible COder and DECoder.
 - Internal precision voltage reference.
 - Serial I/O interface.
 - Internal auto-zero circuitry.
- A-LAW 20 PINS ETC5057FN
- μ-LAW WITHOUT SIGNALING, 20 PINS ETC5054FN
- MEETS OR EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS
- 5 V OPERATION
- LOW OPERATING POWER TYPICALLY 60 mW
- POWER-DOWN STANDBY MODE TYPICAL-LY 3 mW
- AUTOMATIC POWER-DOWN
- TTL OR CMOS COMPATIBLE DIGITAL INTER-FACES
- MAXIMIZES LINE INTERFACE CARD CIRCUIT DENSITY
- SECOND SOURCE OF TP3057FN, TP3054FN

pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

impedance loads. The devices require 1.536 MHz.

1.544 MHz, or 2.048 MHz transmit and receive mas-

ter clocks, which may be asynchronous, transmit

and receive bit clocks which may vary from 64 kHz


to 2.048 MHz, and transmit and receive frame sync

ORDER CODES : ETC5054FN ETC5057FN


PLCC20

DESCRIPTION

The ETC5057/ETC5054 family consists of A-law and u-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in the block diagram below, and a serial PCM interface. The devices are fabricated using double-poly CMOS process. The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor bandpass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded A-law or μ-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded A-law or u-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended power amplifier capable of driving low



BLOCK DIAGRAM



PIN DESCRIPTION

Name	Pin Type *	N°	Function	Description
V _{BB}	S	1	Negative Power Supply	V _{BB} = -5 V ± 5 %.
GNDA	GND	2	Analog Ground	All signals are referenced to this pin.
VF _R O	0	3	Receive Filter Output	Analog Output of the Receive Filter
Vcc	S	5	Positive Power Supply	V _{CC} = + 5 V ± 5 %.
FSR	1	6	Receive Frame Sync Pulse	Enables BCLK _R to shift PCM data into D _R . FS _R is an 8 kHz pulse train. See figures 1, 2 and 3 for timing details.
D _R	1	7	Receive Data Input	PCM data is shifted into D _R following the FS _R leading edge
BCLK _R /CLKSEL		8	Shift-in Clock	Shifts data into D _R after the FS _R leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK _X is used for both transmit and receive directions (see table 1). This input has an internal pull-up.
MCLK _R /PDN	I	9	Receive	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with $MCLK_X$, but should be synchronous with $MCLK_X$ for best performance. When $MCLK_R$ is connected continuously low, $MCLK_X$ is selected for all internal timing. When $MCLK_R$ is connected continuously high, the device is powered down.
MCLK _X	1	12	Transmit Master Clock	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _R .
BCLK _X	I	14	Shift-out Clock	Shifts out the PCM data on D _x . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK _x .
D _X	0	15	Transmit Data Output	The TRI-STATE® PCM data output which is enabled by FS_X .
FS _X	I	16	Transmit Frame Sync Pulse	Enables BCLK $_{\rm X}$ to shift out the PCM data on D $_{\rm X}$. FS $_{\rm X}$ is an 8 kHz pulse train. See figures 1, 2 and 3 for timing details.
TS _x	0	17	Transmit Time Slot	Open drain output which pulses low during the encoder time slot. Recommended to be grounded if not used.
GS _x	0	18	Gain Set	Analog output of the transmit input amplifier. Used to set gain externally.
VF _X I -	1	19	Inverting Amplifier Input	Inverting Input of the Transmit Input Amplifier.
VF _X I *	1	20	Non-inverting Amplifier Input	Non-inverting Input of the Transmit Input Amplifier.

^{*1 :} Input, O : Output, S : Power Supply.

FUNCTIONAL DESCRIPTION

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into the power-down mode. All non-essential circuits are deactivated and the D_x and VF_RO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK_R/PDN pin and FS_X and/or FS_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLKe/PDN pin high: the alternative is to hold both FSx and FSR inputs continuously low. The device will power-down approximately 2 ms after the last FSx or FSR pulse. Power-up will occur on the first FSx or FSR pulse. The TRI-STATE PCM data output, Dx. will remain in the high impedance state until the second FSx pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLKx and the MCLK_B/PDN pin can be used as a power-down control. A low level on MCLKR/PDN powers up the device and a high level powers down the device. In either case, MCLKx will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLKx and the VCLK_B/CKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. With a fixed level on the BCLK_B/CLKSEL pin. BCLK_x will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK_R/CLKSEL. In this synchronous mode, the bit clock, BCLKx, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLKx.

Table 1 : Selection of Master Clock Frequencies.

BCLK _R /CLKSEL	Master Clock Frequency Selected					
	ETC5057	ETC5054				
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz				
0	1.536 MHz or 1.544 MHz	2.048 MHz				
1 (or open circuit)	2.048 MHz	1.536 MHz or 1.544 MHz				

Each FS_X pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D_X output on the positive edge of BCLKx. After 8 bit clock periods, the TRI-STATE D_X output is returned to a high impedance state. With and FS_R pulse, PCM data is latched via the D_R input on the negative edge of BCLKx (or BCLKR if running). FS_X and FS_R must be synchronous with MCLKx/R.

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied, MCLKx and MCLKR must be 2.048 MHz for the ETC5057, or 1.536 MHz. 1.544 MHz for the ETC5054, and need not be synchronous. For best transmission performance, however, MCLKR should be synchronous with MCLKx. which is easily achieved by applying only static logic levels to the MCLKR/PDN pin. This will automatically connect MCLKx to all internal MCLKR functions (see pin description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FSx starts each encoding cycle and must be synchronous with MCLKx and BCLKx. FSR starts each decoding cycle and must be synchronous with BCLK_R. BCLK_R must be a clock, the logic levels shown in table 1 are not valid in asynchronous mode, BCLKx and BCLKR may operate from 64 kHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FSx and FSR, must be one bit clock period long, with timing relationships specified in figure 2. With FSx high during a falling edge of BCLKx the next rising edge of BCLKx enables the Dx TRI-STATE output buffer. which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the Dx output. With FSR high during a falling edge of BCLKR (BCLKx in synchronous mode), the next falling edge of BCLKR latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS_X and FS_R, must be three or more bit clock periods long, with timing relationships specified in figure 3. Based on the transmit frame sync, FS_X, the



COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns (see fig. 1). The D_X TRI-STATE output buffer is enabled with the rising edge of FS_x or the rising edge of BCLK_x, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK_x rising edges clock out the remaining seven bits. The D_x output is disabled by the falling BCLK_x edge following the eighth rising edge, or by FS_x going low, which-ever comes later. A rising edge on the receive frame sync pulse, FS_R, will cause the PCM data at D_R to be latched in on the next eight falling edges of BCLK_R (BCLK_x in synchronous mode).

Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see figure 6. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unitygain filter consisting of RD active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to A-law (ETC5057) or μ -law (ETC5054) coding conventions. A precision voltage reference is

trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5 V peak (see table of transmission charcteristics). The FS_X frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D_X at the next FS_X pulse. The total encoding delay will be approximately 165 μ s (due to the transmit filter) plus 125 μ s (due to encoding delay), which totals 290 μ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVER SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (ETC5057) or μ-law (ETC5054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample and hold. The filter is then followed by a 2nd order RC active post-filter and power amplifier capable of driving a 600Ω load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurence of FSR, the data at the DR input is clocked in on the falling edge of the next eight BCLK_R (BCLK_X) periods. At the end of the decoder time slot, the decoding cycle begins, and 10µs later the decoder DAC output is updated. The total decoder delay is ~ 10µs (decoder update) plus 110µs (filter delay) plus 62.5µs (1/2 frame), which gives approximately 180µs.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	V _{CC} to GNDA	7	٧
V _{BB}	V _{BB} to GNDA	- 7	٧
VIN. VOUT	Voltage at any Analog Input or Output	V _{CC} + 0.3 to V _{BB} - 0.3	V
	Voltage at Any Digital Input or Output	V _{CC} + 0.3 to GNDA - 0.3	٧
Toper	Operating Temperature Range	- 25 to + 125	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
	Lead Temperature (soldering, 10 seconds)	300	°C

ELECTRICAL OPERATING CHARACTERISTICS $V_{CC}=5.0~V\pm5~\%$, $V_{BB}=-5.0~V\pm5\%$ GNDA = 0 V, $T_A=0~\%$ to 70 $^{\circ}$ C (unless otherwise noted) ; Typical Characteristics Specified at $T_A=25~\%$; all signals are referenced to GNDA.

Symbol	Parameter		Min.	Тур.	Max.	Unit
VIL	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.2			V
Vol	Output Low Voltage $I_L = 3.2 \text{ mA}$ $I_L = 3.2 \text{ mA}$, Open Drain	D _X TS _X			0.4 0.4	V
V _{OH}	Output High Voltage I _H = 3.2 mA	D _X	2.4			V
L	Input Low Current (GNDA ≤ V _{IN} ≤ all digital inputs)		- 10		10	μА
I _{IH}	Input High Current ($V_{IH} \le V_{IN} \le V_{CC}$) Except BCLK _R /CLKSEL		- 10		10	μА
102	Output Current in High Impedance State (TRI-STATE) (GNDA \leq V _O \leq V _{CC})	D _X	10		10	μА

ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (all devices)

Symbol	Parameter		Min.	Тур.	Max.	Unit
IıXA	Input Leakage Current $(-2.5 \text{ V} \le \text{V} \le + 2.5 \text{ V})$	VF _X I * or VF _X I -	- 200		200	nA
R _I XA	Input Resistance $(-2.5 \text{ V} \le \text{V} \le +2.5 \text{ V})$	VF _X I * or VF _X I -	10			МΩ
RoXA	Output Resistance (closed loop, unity gain)			1	3	Ω
R_LXA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _X			50	pF
V _O XA	Output Dynamic Range (R _L ≥ 10 kΩ)	GS _X	± 2.8			V
A _V XA	Voltage Gain (VF _x I * to GS _x)		5000			V/V
FuXA	Unity Gain Bandwidth		1	2		MHz
VosXA	Offset Voltage		- 20		20	mV
V _{CM} XA	Common-mode Voltage		- 2.5		2.5	٧
CMRRXA	Common-mode Rejection Ratio		60			dB
PSRRXA	Power Supply Rejection Ratio		60			dB

ANALOG INTERFACE WITH RECEIVE FILTER (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
RoRF	Output Resistance VF _R O		1	3	Ω
RLRF	Load Resistance (VF _R O = ± 2.5 V)	600			Ω
CLRF	Load Capacitance			500	pF
VOSRO	Output DC Offset Voltage	- 200		200	mV

POWER DISSIPATION (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
lcc0	Power-down Current		0.5	1.5	mA
I _{BB} 0	Power-down Current		0.05	0.3	mA
I _{CC} 1	Active Current		6.0	9.0	mA
I ₈₈ 1	Active Current		6.0	9.0	mA

TIMING SPECIFICATIONS All timing parameters are measured at V_{OH} = 2.0 V and V_{OL} = 0.7 V. See "definitions" and "timing convertions" sections for that method information.

Symbol	Parameter	Min.	Тур.	Max.	Unit
1/t _{PM}	Frequency of master clocks Depends on the device used and the BCLK _R /CLKSEL Pin MCLK _X and MCLK _R		1.536 1.544 2.048		MHz
t _{WMH}	Width of Master Clock High MCLK _X and MCLK _R	160			ns
twmL	Width of Master Clock Low MCLK _X and MCLK _R	160			ns
tam	Rise Time of Master Clock MCLK _X and MCLK _R			50	ns
trm	Fall Time of Master Clock MCLK _X and MCLK _R			50	ns
tpB	Period of Bit Clock	485	488	15.725	ns
twBH	Width of Bit Clock High (V _{IH} = 2.2 V)	160			ns
twBL	Width of Bit Clock Low (V _{IL} = 0.6 V)	160			ns
t _{RB}	Rise Time of Bit Clock (t _{PB} = 488 ns)			50	ns
t _{FB}	Fall Time of Bit Clock (t _{PB} = 488 ns)			50	ns
tsbfm	set-up time from $BCLK_X$ high to $MCLK_X$ falling edge. (first bit clock after the leading edge of FS_X)	100			ns
t _{HBF}	Holding Time from Bit Clock Low to the Frame Sync (long frame only)	0			ns
tsfB	Set-up Time from Frame Sync to Bit Clock (long frame only)	80			ns
t _{HBFI}	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (long frame only).	100			ns
t _{DZF}	Delay time to valid data from FS_X or $BCLK_X$, whichever comes later and delay time from FS_X to data output disabled. ($C_L = 0$ pF to 150 pF)	20		165	ns
t _{DBD}	Delay time from BCLK _X high to data valid. (load = 150 pF plus 2 LSTTL loads)	0		180	ns
tozc	Delay time from BCLK _X low to data output disabled.	50		165	ns
t _{SDB}	Set-up time from D _R valid to BCLK _{R/X} low.	50			ns
t _{HBD}	Hold time from BCLK _{R/X} low to D _R invalid.	50			ns
tHOLD	Holding Time from Bit Clock High to Frame Sync (short frame only)	0		•	ns
tsF	Set-up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low (short frame sync pulse) - Note 1	80			ns
t _{HF}	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low (short frame sync pulse) - Note 1	100			ns
txop	Delay Time to TS _X low (load = 150 pF plus 2 LSTTL loads)			140	ns
twFL	Minimum Width of the Frame Sync Pulse (low level) (64 k bit/s operating mode)	160			ns

Note: 1. For short frame sync timing, FSx and FSe must go high while their respective bit clocks are high.



Figure 1:64 k bits/s TIMING DIAGRAM.




Figure 2 : Short Frame Sync Timing.





Figure 3 : Long Frame Sync Timing.



TRANSMISSION CHARACTERISTICS (all devices) $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GNDA = 0V, f = 1.02kHz, $V_{IN} = 0$ dBm0 transmit input amplifier connected for unity–gain non–inverting. (unless otherwise specified).

AMPLITUDE RESPONSE

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Absolute levels - nominal 0 dBm0 level is 4 dBm (600 Ω) 0 dBm0		1.2276		Vrms
t _{MAX}	Max Overload Level 3.14 dBm0 (A LAW) 3.17 dBm0 (U LAW)		2.492 2.501		V _{PK}
G _{XA}	Transmit Gain, Absolute (T_A = 25 °C, V_{CC} = 5 V, V_{BB} = - 5 V) Input at GS_X = 0 dBm0 at 1020 Hz	- 0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G _{XA} f = 16 Hz f = 50 Hz f = 60 Hz f = 180 Hz f = 200 Hz f = 300 Hz - 3000 Hz f = 3300 Hz f = 3400 Hz ETC 5057, ETC 5054 f = 4000 Hz f = 4600 Hz and up, Measure Reponse from 0 Hz to 4000 Hz	- 2.8 - 1.8 - 0.15 - 0.35 - 0.7		- 40 - 30 - 26 - 0.2 - 0.1 0.15 0.05 0 - 14 - 32	dB
G_{XAT}	Absolute Transmit Gain Variation with Temperature (T _A = 0 °C to + 70 °C)	- 0.1		0.1	dB
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage ($V_{CC} = 5 \text{ V} \pm 5 \text{ \%}$, $V_{BB} = -5 \text{ V} \pm 5 \text{ \%}$)	- 0.05		0.05	dB
G _{XRL}	Transmit Gain Variations with Level Sinusoidal Test Method Reference Level = - 10 dBm0 VFxI+ = - 40 dBm0 to + 3 dBm0 VFxI+ = - 50 dBm0 to - 40 dBm0 VFxI+ = - 55 dBm0 to - 50 dBm0	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB
GRA	Receive Gain, Absolute ($T_A = 25$ °C, $V_{CC} = 5$ V, $V_{BB} = -5$ V) Input = Digital Code Sequence for 0 dBM0 Signal at 1020 Hz	- 0.15		0.15	dB
G _{RR}	Receive Gain, Relative to G _{RA} f = 0 Hz to 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz	- 0.15 - 0.35 - 0.7		0.15 0.05 0 - 14	dB
GRAT	Absolute Receive Gain Variation with Temperature (T _A = 0 °C to + 70 °C)			± 0.1	dB
G _{RAV}	Absolute Receive Gain Variation with Supply Voltage ($V_{CC} = 5 \text{ V} \pm 5 \text{ %}$, $V_{BB} = -5 \text{ v} \pm 5 \text{ %}$)			± 0.05	dB
G _{RRL}	Receive Gain Variations with Level Sinusuoidal test method; reference input PCM code corresponds to an ideally encoded – 10 dBm0 signal PCM Level = – 40 dBm0 to + 3 dBm0 PCM Level = – 50 dBm0 to – 40 dBm0 PCM Level = – 55 dBm0 to – 50 dBm0	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB
V _{RO}	Receive Output Drive Level (R _L = 600 Ω)	- 2.5		2.5	V

TRANSMISSION CHARACTERISTICS (continued).

ENVELOPE DELAY DISTORTION WITH FREQUENCY

Symbol	Parameter	Min.	Typ.	Max.	Unit
D _{XA}	Transmit Delay, Absolute (f = 1600 Hz)		290	315	μs
D _{XR}	Transmit Delay, Relative to D _{XA} f = 500 Hz-600 Hz f = 600 Hz-800 Hz f = 800 Hz-1000 Hz f = 1000 Hz-1600 Hz f = 1600 Hz-2600Hz f = 2600 Hz-2800 Hz f = 2800 Hz-3000 Hz		195 120 50 20 55 80 130	220 145 75 40 75 105	μs
D _{RA}	Receive Delay, Absolute (f = 1600 Hz)		180	200	μs
D _{RR}	Receive Delay, Relative to D _{RA} f = 500 Hz-1000 Hz f = 1000 Hz-1600 Hz f = 1600 Hz-2600 Hz f = 2600 Hz-2800 Hz f = 2800 Hz-3000 Hz	- 40 - 30	- 25 - 20 70 100 145	90 125 175	μѕ

NOISE

Symbol	Parameter	Min.	Typ.	Max.	Unit
N _{XP}	Transmit Noise, P Message Weighted (ETC5057, VF _x I * = 0 V)		- 74	- 69 (note 1)	dBm0p
N _{RP}	Receive Noise, P Message Weighted (ETC5057, PCM code equals positive zero)		- 82	- 79	dBm0p
N _{XC}	Transmit Noise, C Message Weighted (ETC5054, VF _X I * = 0 V)		12	15	dBrnC0
N _{RC}	Receive Noise, C Message Weighted ETC5054, PCM Code Equals Alternating Positive and Negative Zero		8	11	dBrnC0
N _{RS}	Noise, Single Frequency f = 0 kHz to 100 kHz, Loop around Measurement, VF _x I * = 0 Vrms			- 53	dBm0
PPSR _X	Positive Power Supply Rejection, Transmit (note 2) $-50 \text{ dBm0VF}_{\text{XI}}^{+} \text{ V}_{\text{CC}} = 5.0 \text{ V}_{\text{DC}} + 100 \text{ mVrms},$ f = 0 kHz-50 kHz	40			dBp
NPSR _X	Negative Power Supply Rejection, Transmit (note 2) $-50 \text{ dBm0VF}_{\text{XI}}^+ \text{ V}_{\text{BB}} = -5.0 \text{ V}_{\text{DC}} + 100 \text{ mVrms},$ f = 0 kHz-50 kHz	40			dBp
PPSRR	Positive Power Supply Rejection, Receive (PCM code equals positive zero, V _{CC} = 5.0 V _{DC} + 100 mVrms) f = 0 Hz-4000Hz f = 4 kHz-25 kHz f = 25 kHz-50 kHz	40 40 36			dBp dB dB
NPSR _R	Negative Power Supply Rejection, Receive (PCM code equals positive zero, V _{BB} = -5.0 V _{DC} + 100 mVrms) f = 0 Hz-4000Hz f = 4 kHz-25 kHz f = 25 kHz-50 kHz	40 40 36			dBp dB dB

TRANSMISSION CHARACTERISTICS (continued).

NOISE (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
SOS	Spurious out-of-band Signals at the Channel Output Loop around measurement, 0 dBm0, 300 Hz-3400 Hz input applied to DR, measure individual image signals at DX 4600 Hz-7600 Hz 7600 Hz-8400 Hz 8400 Hz-100,000 Hz			- 32 - 40 - 32	dB dB dB

DISTORTION

Symbol	Parameter		Min.	Тур.	Max.	Unit
STD _X	Signal to Total Distortion (sinusoidal test method)					
STDR	Transmit or Receive Half-channel					
	Level = 3.0 dBm0		33			
	= 0 dBm0 to - 30 dBm0		36			dBp
	= -40 dBm0	XMT	29			
		RCV	30			
	= - 55 dBm0	XMT	14			
		RCV	15			
SFDx	Single Frequency Distortion, transmit				- 46	dB
SFDR	Single Frequency Distortion, receive				- 46	dB
IMD	Intermodulation Distortion Loop Around Measurement, VF _X I * = - 4 dBm0 to - 21 dBm0, two Frequencies in the Range 300 Hz-34t	00 Hz	-		- 41	dB

CROSSTALK

Symbol	Parameter	Min.	Тур.	Max.	Unit
CT _{X-R}	Transmit to Receive Crosstalk, 0dBm0 Transmit Level f = 300 Hz-3400 Hz, D _R = Steady PCM Code		- 90	- 75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0dBm0 Receive Level f = 300 Hz-3400 Hz, VF _x I = 0 V		- 90	- 70 (note 2)	dB

Notes: 1. Measured by extrapolation from the distortion test results.

2. PPSRX, NPSRX, CTR-X are measured with a -50dBm0 activating signal applied at VFxI+

ENCODING FORMAT AT Dx OUTPUT

	A-Law (including even bit inversion)						μ Law										
V_{IN} (at GS_X) = + Full-scale		1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0
V_{IN} (at GS_X) = 0 V		1	1	0	1	0	1	0	1	1 0	1	1	1	1	1	1	1
V _{IN} (at GS _X) = - Full-scale		0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0

APPLICATION INFORMATION

POWER SUPPLIES

While the pins at the ETC5050 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any-other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 F supply decoupling capacitors should be connected from this common ground point to Vcc and V_{BB} as close to the device as possible.

For best performance, the ground point of each CO-DEC/FILTER on a card should be connected to a common card ground in star formation, rather than

Figure 4: T-PAD Attenuator.





Figure 5 : π -PAD Attenuator.



via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10µF capacitors.

RECEIVE GAIN ADJUSTMENT

For applications where a ETC5050 family CO-DEC/filter receive output must drive a 600Ω load, but a peak swing lower then ± 2.5V is required, the receive gain can be easily adjusted by inserting a matched T-pad or π –pad at the output. Table II lists the required resistor values for 600Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest pratical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30dB return loss against 600Ω is obtained if the output impedance of the attenuator is in the range 282Ω to 319 Ω (assuming a perfect transformer).

Table 2: Attenuator Tables For $Z1 = Z2 = 300 \Omega$ (all values in Ω).

dB	R1	R2	R3	R4		
0.1	1.7	26k	3.5	52k		
0.2	3.5	13k	6.9	26k		
0.3	5.2	8.7k	10.4	17.4k		
0.4	6.9	6.5k	13.8	13k		
0.5	8.5	5.2k	17.3	10.5k		
0.6	10.4	4.4k	21.3	8.7k		
0.7	12.1	3.7k	24.2	7.5k		
8.0	13.8	3.3k	27.7	6.5k		
0.9	15.5	2.9k	31.1	5.8k		
1.0	17.3	2.6k	34.6	5.2k		
2	34.4	1.3k	70	2.6k		
3	51.3	850	107	1.8k		
4	68	650	144	1.3k		
5	84	494	183	1.1k		
6	100	402	224	900		
7	115	380	269	785		
8	129	284	317	698		
9	143	244	370	630		
10	156	211	427	527		
11	168	184	490	535		
12	180	161	550	500		
13	190	142	635	473		
14	200	125	720	450		
15	210	110	816	430		
16	218	98	924	413		
18	233	77	1.17k	386		
20	246	61	1.5k	366		

Figure 6: Typical Synchronous Application.

