

October 2012

FAN7390A High-Current, High & Low-Side, Gate-Drive IC

Features

- Floating Channels for Bootstrap Operation to +600 V
- Typically 4.5 A / 4.5 A Sourcing / Sinking Current Driving Capability
- Common-Mode dv/dt Noise-Canceling Circuit
- Built-in Under-Voltage Lockout for Both Channels
- Matched Propagation Delay for Both Channels
- Logic (V_{SS}) and Power (COM) Ground ±5V Offset
- 3.3 V and 5 V Input Logic Compatible
- Output In-phase with Input

Applications

- Plasma Display Panel (PDP) Sustain Driver
- High Intensity Discharge (HID) Lamp Ballast
- SMPS
- Motor Driver

Description

The FAN7390A is a monolithic high- and low-side gatedrive IC, which can drive high-speed MOSFETs and IGBTs that operate up to +600 V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

Fairchild's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high-dv/dt noise circumstances. An advanced level-shift circuit offers high-side gate driver operation up to V_S =-9.8 V (typical) for V_{BS} =15 V.

The UVLO circuit prevents malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage.

The high-current and low-output voltage-drop feature make this device suitable for the PDP sustain pulse driver, motor driver, switching power supply, and high-power DC-DC converter applications.



Ordering Information

| Part Number | Package | Operating Temperature Range | Packing Method | |
|-------------|---------|--------------------------------|----------------|--|
| FAN7390AMX1 | 14-SOP | -40°C ~ 125°C | Tape & Reel | |

ÆÁ

Typical Application Circuit




Figure 1. Application Circuit for Half-Bridge (Referenced 14-SOP)

Internal Block Diagram




Figure 2. Functional Block Diagram (Referenced 14-SOP)

Pin Configurations




Figure 3. Pin Assignments (Top View)

Pin Definitions

| 14-Pin | Name | Description | |
|-----------------|-----------------|--|--|
| 1 | HIN | Logic Input for High-Side Gate Driver Output | |
| 2 | LIN | Logic Input for Low-Side Gate Driver Output | |
| 3 | V _{SS} | Logic Ground | |
| 5 | COM | Low-Side Driver Return | |
| 6 | LO | Low-Side Driver Output | |
| 7 | V_{DD} | Low-Side and Logic Part Supply Voltage | |
| 11 | V _S | High-Voltage Floating Supply Return | |
| 12 | НО | High-Side Driver Output | |
| 13 | V _B | High-Side Floating Supply | |
| 4, 8, 9, 10, 14 | NC | No Connect | |

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A=25^{\circ}C$, unless otherwise specified.

| Symbol | Characteristics | Min. | Max. | Unit |
|-------------------------------------|---|------------------------------------|----------------------|------|
| V _S | High-Side Floating Supply Offset Voltage | V _B -V _{SHUNT} | V _B +0.3 | V |
| V _B | High-Side Floating Supply Voltage | -0.3 | 625.0 | V |
| V _{HO} | High-Side Floating Output Voltage, HO Pin | V _S -0.3 | V _B +0.3 | V |
| V _{DD} | Low-Side and Logic Fixed Supply Voltage | -0.3 | V _{SHUNT} | V |
| V_{LO} | Low-Side Output Voltage, LO Pin | -0.3 | V _{DD} +0.3 | V |
| V _{IN} | Logic Input Voltage (HIN and LIN) | V _{SS} -0.3 | V _{DD} +0.3 | V |
| V _{SS} | Logic Ground | V _{DD} -25 | V _{DD} +0.3 | V |
| dV _S /dt | Allowable Offset Voltage Slew Rate | - 1 | 50 | V/ns |
| P _D ⁽¹⁾⁽²⁾⁽³⁾ | Power Dissipation | | 1.0 | W |
| θ_{JA} | Thermal Resistance, Junction-to-Ambient | | 110 | °C/W |
| TJ | Junction Temperature | | +150 | °C |
| T _{STG} | Storage Temperature | | +150 | °C |

Notes:

- 1. Mounted on 76.2 x 114.3 x 1.6 mm PCB (FR-4 glass epoxy material).
- 2. Refer to the following standards:

JESD51-2: Integral circuits thermal test method environmental conditions - natural convection; and JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages.

3. Do not exceed P_D maximum under any circumstances.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min. | Max. | Unit |
|-----------------|--|--------------------|--------------------|------|
| V _B | High-Side Floating Supply Voltage | V _S +10 | V _S +20 | V |
| V_S | High-Side Floating Supply Offset Voltage | 6-V _{DD} | 600 | V |
| V_{HO} | High-Side Output Voltage | V _S | V_{B} | V |
| V _{DD} | Low-Side and Logic Supply Voltage | 10 | 20 | V |
| V_{LO} | Low-Side Output Voltage | СОМ | V_{DD} | V |
| V _{IN} | Logic Input Voltage (HIN and LIN) | V _{SS} | V_{DD} | V |
| T _A | Operating Ambient Temperature | -40 | +125 | °C |

Electrical Characteristics

 V_{BIAS} (V_{DD} , V_{BS})=15.0 V, V_{S} = V_{SS} =COM, T_{A} =25°C, unless otherwise specified. The V_{IL} , V_{IH} , and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input signals HIN and LIN. The V_{O} and I_{O} parameters are referenced to COM and V_{S} is applicable to the respective output signals HO and LO.

| Symbol | Characteristics | Condition | Min. | Тур. | Max. | Unit |
|--|--|---|------|------|------|------|
| POWER S | SUPPLY SECTION (V _{DD} AND V _{BS}) | | II. | | | 1 |
| V _{DDUV+} V _{BSUV+} | V _{DD} and V _{BS} Supply Under-Voltage Positive-Going Threshold | | 8.0 | 8.8 | 9.8 | |
| V _{DDUV-} V _{BSUV-} | V _{DD} and V _{BS} Supply Under-Voltage Negative-Going Threshold | | 7.4 | 8.3 | 9.0 | V |
| V _{DDUVH} V _{BSUVH} | V _{DD} and V _{BS} Supply Under-Voltage Lockout Hysteresis Voltage | | | 0.5 | | |
| I _{LK} | Offset Supply Leakage Current | V _B =V _S =600 V | | | 50 | |
| I _{QBS} | Quiescent V _{BS} Supply Current | V _{IN} =0 V or 5 V | | 45 | 80 | μΑ |
| I_{QDD} | Quiescent V _{DD} Supply Current | V _{IN} =0 V or 5 V | | 75 | 110 | |
| I _{PBS} | Operating V _{BS} Supply Current | f _{IN} =20 kHz, rms value | | 530 | 640 | μA |
| I _{PDD} | Operating V _{DD} Supply Current | f _{IN} =20 kHz, rms value | | 530 | 640 | μΛ |
| SHUNT | REGULATOR SECTION | | | | | |
| V _{SHUNT} | V _{DD} and V _{BS} Shunt Regulator Clamping Voltage | V _{DD} =Sweep or V _{BS} =Sweep, I _{SHUNT} =5 mA | 21 | 23 | 25 | V |
| LOGIC IN | PUT SECTION (HIN, LIN) | | | I | | |
| V _{IH} | Logic "1" Input Voltage | | 2.5 | | | V |
| V _{IL} | Logic "0" Input Voltage | | | | 1.2 | - V |
| I _{IN+} | Logic "1" Input Bias Current | V _{IN} =5 V | | 25 | 50 | |
| I _{IN-} | Logic "0" Input Bias Current | V _{IN} =0 V | | 1.0 | 2.0 | μA |
| R _{IN} | Input Pull-down Resistance | | 100 | 200 | | ΚΩ |
| GATE DR | IVER OUTPUT SECTION (HO, LO) | | | | | |
| V _{OH} | High-Level Output Voltage, V _{BIAS} -V _O | No Load | | | 1.0 | V |
| V_{OL} | Low-Level Output Voltage, V _O | No Load | | | 35 | mV |
| I _{O+} | Output High, Short-Circuit Pulsed Current ⁽⁴⁾ | $V_O=0 \text{ V}, V_{IN}=5 \text{ V,PW}<10 \mu\text{s}$ | 3.5 | 4.5 | | ۸ |
| I _{O-} | Output Low, Short-Crcuit Pulsed Current ⁽⁴⁾ | V _O =15 V, V _{IN} =0 V,PW<10 μs | 3.5 | 4.5 | | A |
| Vs | Allowable Negative V _S Pin Voltage for HIN Signal Propagation to HO | | | -9.8 | -7.0 | V |
| V _{SS} - COM | V _{SS} -COM/COM-V _{SS} Voltage Endurability | | -5 | | 5 | V |

Note:


4. This parameter guaranteed by design.

Dynamic Electrical Characteristics

 $V_{BIAS}\,(V_{DD},\,V_{BS}) = 15.0\,\,\text{V},\,V_{S} = V_{SS} = \text{COM} = 0\,\,\text{V},\,C_{L} = 1000\,\,\text{pF}\,\,\text{and}\,\,T_{A} = 25\,^{\circ}\text{C}\,\,\text{unless otherwise specified}.$

| Symbol | Characteristics | Test Condition | Min. | Тур. | Max. | Unit |
|------------------|-------------------------------------|---------------------|------|------|------|------|
| t _{on} | Turn-On Propagation Delay | V _S =0 V | | 140 | 200 | |
| t _{off} | Turn-Off Propagation Delay | V _S =0 V | | 140 | 200 | |
| MT | Delay Matching, HS & LS Turn-On/Off | | | 15 | 50 | ns |
| t _r | Turn-on Rise Time | | | 25 | 50 | |
| t _f | Turn-off Fall Time | | | 20 | 45 | |


Typical Characteristics



240 220 200 180 top 140 120 100 80 60[[] -40 -20 40 60 80 100 Temperature [°C]

Figure 4. Turn-On Propagation Delay vs. Temperature

Figure 5. Turn-Off Propagation Delay vs. Temperature







Figure 6. Turn-On Rise Time vs. Temperature









Figure 8. Turn-On Delay Matching vs. Temperature

Figure 9. Turn-Off Delay Matching vs. Temperature

Typical Characteristics (Continued)







Figure 10. Quiescent V_{DD} Supply Current vs. Temperature

Figure 11. Quiescent V_{BS} Supply Current vs. Temperature







Figure 12. Operating V_{DD} Supply Current vs. Temperature

Figure 13. Operating V_{BS} Supply Current vs. Temperature







Figure 14. V_{DD} UVLO+ vs. Temperature

Figure 15. V_{DD} UVLO- vs. Temperature

Typical Characteristics (Continued)







Figure 16. V_{BS} UVLO+ vs. Temperature

Figure 17. V_{BS} UVLO- vs. Temperature







Figure 18. High-Level Output Voltage vs. Temperature

Figure 19. Low-Level Output Voltage vs. Temperature







Figure 20. Logic HIGH Input Voltage vs. Temperature

Figure 21. Logic LOW Input Voltage vs. Temperature

Typical Characteristics (Continued)






Figure 22. Logic Input High Bias Current vs. Temperature

Figure 23. Allowable Negative V_S Voltage vs. Temperature

Switching Time Definitions




Figure 24. Switching Time Test Circuit (Referenced 8-SOP)




Figure 25. Input / Output Timing Diagram




Figure 26. Switching Time Waveform Definitions





Figure 27. Delay Matching Waveform Definitions

Package Dimensions






Figure 28. 14-Lead, Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 2Cool™
 F-PFS™

 AccuPower™
 FRFET®

 AX-CAP™*
 Global Power Resource®

 BitSiC™
 GreenBridge™

 Build it Now™
 Green FPS™

 CorePLUS™
 Green FPS™ e-Series™

DEUXPEED® Making Small Speakers Sound Louder

 Dual Cool™
 and Better™

 EcoSPARK®
 MegaBuck™

 EfficientMax™
 MICROCOUPLER™

 ESBC™
 MicroFET™

Fairchild[®] MicroPak™
MicroPak2™
MicroPak2™
MillerDrive™
MotionMax™
MotionMax™
FACT Quiet Series™ mWSaver™
FAST® OptoHiT™
OPTOLOGIC®
FastvCore™ OPTOPLANAR®

FETBench™ FlashWriter®* PowerTrench® PowerXS™

Programmable Active Droop™

QFET[®]
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SUperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™

■ System
■ General®

The Power Franchise®

the per franchise
TinyBoost™
TinyBuck™
TinyCale™

TinyBuck™
TinyCalc™
TinyLogic®
TiNYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®**

UHC[©]
Ultra FRFETTM
UniFETTM
VCXTM
VisualMaxTM
VoltagePlusTM
XSTM

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

Δs used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|-----------------------|---|
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. |

Rev. 162