

FAN7930C Critical Conduction Mode PFC Controller

Features

- PFC-Ready Signal
- V_{IN}-Absent Detection
- Maximum Switching Frequency Limitation
- Internal Soft-Start and Startup without Overshoot
- Internal Total Harmonic Distortion (THD) Optimizer
- Precise Adjustable Output Over-Voltage Protection
- Open-Feedback Protection and Disable Function
- Zero-Current Detector (ZCD)
- 150 µs Internal Startup Timer
- MOSFET Over-Current Protection (OCP)
- Under-Voltage Lockout with 3.5 V Hysteresis
- Low Startup and Operating Current
- Totem-Pole Output with High State Clamp
- +500/-800 mA Peak Gate Drive Current
- 8-Pin, Small Outline Package (SOP)

Applications

- Adapter
- Ballast
- LCD TV, CRT TV
- SMPS

Description

The FAN7930C is an active power factor correction (PFC) controller for boost PFC applications that operate in critical conduction mode (CRM). It uses a voltage-mode PWM that compares an internal ramp signal with the error amplifier output to generate a MOSFET turn-off signal. Because the voltage-mode CRM PFC controller does not need rectified AC line voltage information, it saves the power loss of an input voltage-sensing network necessary for a current-mode CRM PFC controller.

FAN7930C provides over-voltage protection (OVP), open-feedback protection, over-current protection (OCP), input-voltage-absent detection, and under-voltage lockout protection (UVLO). The PFC-ready pin can be used to trigger other power stages when PFC output voltage reaches the proper level with hysteresis. The FAN7930C can be disabled if the INV pin voltage is lower than 0.45 V and the operating current decreases to a very low level. Using a new variable on-time control method, total harmonic distortion (THD) is lower than in conventional CRM boost PFC ICs.

Related Resources

AN-8035 — Design Consideration for Boundary Conduction Mode PFC Using FAN7930

Ordering Information

| Part Number | Operating Temperature Range | Top Mark | Package | Packing Method |
|--------------|--------------------------------|----------|-------------------------------------|-------------------|
| FAN7930CMX-G | -40 to +125°C | FAN7930C | 8-Lead, Small Outline Package (SOP) | Tape & Reel |

Application Diagram




Figure 1. Typical Boost PFC Application

Internal Block Diagram




Figure 2. Functional Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

| Pin # | Name | Description |
|-------|-----------------|---|
| 1 | INV | This pin is the inverting input of the error amplifier. The output voltage of the boost PFC converter should be resistively divided to 2.5 V. |
| 2 | RDY | This pin is used to detect PFC output voltage reaching a pre-determined value. When output voltage reaches 89% of rated output voltage, this pin is pulled HIGH, which is an (open-drain) output type. |
| 3 | COMP | This pin is the output of the transconductance error amplifier. Components for the output voltage compensation should be connected between this pin and GND. |
| 4 | CS | This pin is the input of the over-current protection comparator. The MOSFET current is sensed using a sensing resistor and the resulting voltage is applied to this pin. An internal RC filter is included to filter switching noise. |
| 5 | ZCD | This pin is the input of the zero-current detection (ZCD) block. If the voltage of this pin goes higher than 1.5 V, then goes lower than 1.4 V, the MOSFET is turned on. |
| 6 | GND | This pin is used for the ground potential of all the pins. For proper operation, the signal ground and the power ground should be separated. |
| 7 | OUT | This pin is the gate drive output. The peak sourcing and sinking current levels are +500 mA and -800 mA, respectively. For proper operation, the stray inductance in the gate driving path must be minimized. |
| 8 | V _{CC} | This is the IC supply pin. IC current and MOSFET drive current are supplied using this pin. |

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | | Parameter | Min. | Max. | Unit | |
|------------------|---------------------------------|--|-------|------|------|--|
| V _{CC} | Supply Voltage | Supply Voltage | | | V | |
| Юн, ЮL | Peak Drive Output Currer | nt | -800 | +500 | mA | |
| ICLAMP | Driver Output Clamping [| Diodes V _O >V _{CC} or V _O <-0.3 V | -10 | +10 | mA | |
| IDET | Detector Clamping Diodes | 3 | -10 | +10 | mA | |
| | RDY Pin ⁽¹⁾ | | | Vz | | |
| V _{IN} | Error Amplifier Input, Out | out and ZCD ⁽ 1 ⁾ | -0.3 | 8.0 | V | |
| | CS Input Voltage ⁽²⁾ | | -10.0 | 6.0 | | |
| TJ | Operating Junction Temp | erature | | +150 | °C | |
| T _A | Operating Temperature F | Range | -40 | +125 | °C | |
| T _{STG} | Storage Temperature Rai | -65 | +150 | °C | | |
| ESD | Electrostatic Discharge | Human Body Model, JESD22-A114 | | 2.5 | kV | |
| EOD | Capability | Charged Device Model, JESD22-C101 | | 2.0 | - KV | |

Notes:

- 1. When this pin is supplied by external power sources by accident, its maximum allowable current is 50 mA.
- 2. In case of DC input, the acceptable input range is -0.3 V~6 V: within 100 ns -10 V~6 V is acceptable, but electrical specifications are not guaranteed during such a short time.

Thermal Impedance

| Symbol | Symbol Parameter | | Max. | Unit |
|-------------------|---|-----|------|------|
| $\Theta_{\sf JA}$ | Thermal Resistance, Junction-to-Ambient (3) | 150 | | °C/W |

Note:

3. Regarding the test environment and PCB type, please refer to JESD51-2 and JESD51-10.

Electrical Characteristics

 V_{CC} = 14 V and T_A = -40°C~+125°C, unless otherwise specified.

| Symbol | pol Parameter Conditions | | Min. | Тур. | Max. | Unit |
|--|--|---|-------|-------|-------|------|
| V _{CC} Section | • | | | 1 | • | |
| V _{START} | Start Threshold Voltage | V _{CC} Increasing | 11 | 12 | 13 | V |
| V _{STOP} | Stop Threshold Voltage | V _{CC} Decreasing | 7.5 | 8.5 | 9.5 | V |
| HY _{UVLO} | UVLO Hysteresis | | 3.0 | 3.5 | 4.0 | V |
| Vz | Zener Voltage | I _{CC} =20 mA | 20 | 22 | 24 | V |
| V _{OP} | Recommended Operating Range | | 13 | | 20 | V |
| Supply Curr | ent Section | | | | | |
| I _{START} Startup Supply Current V _{CC} =V _{START} -0.2 V | | V _{CC} =V _{START} -0.2 V | | 120 | 190 | μA |
| lop | Operating Supply Current | Output Not Switching | | 1.5 | 3.0 | mA |
| I _{DOP} | Dynamic Operating Supply Current | 50 kHz, C _I =1 nF | | 2.5 | 4.0 | mA |
| lopdis | Operating Current at Disable | V _{INV} =0 V | 90 | 160 | 230 | μA |
| Error Ampli | fier Section | | | | | |
| V _{REF1} | Voltage Feedback Input Threshold1 | T _A =25°C | 2.465 | 2.500 | 2.535 | V |
| ΔV_{REF1} | Line Regulation | V _{CC} =14 V~20 V | | 0.1 | 10.0 | mV |
| ΔV_{REF2} | Temperature Stability of V _{REF1} (4) | | | 20 | | mV |
| lea,bs | Input Bias Current | V _{INV} =1 V~4 V | -0.5 | | 0.5 | μΑ |
| I _{EAS,SR} | Output Source Current | V _{INV} =V _{REF} -0.1 V | | -12 | | μA |
| I _{EAS,SK} | Output Sink Current | V _{INV} =V _{REF} +0.1 V | | 12 | | μΑ |
| V _{EAH} | Output Upper Clamp Voltage | V _{INV} =1 V, V _{CS} =0 V | 6.0 | 6.5 | 7.0 | V |
| V _{EAZ} | Zero-Duty Cycle Output Voltage | | 0.9 | 1.0 | 1.1 | V |
| g _m | Transconductance ⁽⁴⁾ | | 90 | 115 | 140 | μmho |
| Maximum O | n-Time Section | | | | | |
| ton,max1 | Maximum On-Time Programming 1 | T _A =25°C, V _{ZCD} =1 V | 35.5 | 41.5 | 47.5 | μs |
| t _{ON,MAX2} | Maximum On-Time Programming 2 | T _A =25°C, lz _{CD} =0.469 mA | 11.2 | 13.0 | 14.8 | μs |
| Current-Ser | nse Section | | | • | | |
| Vcs | Current-Sense Input Threshold Voltage Limit | | 0.7 | 0.8 | 0.9 | V |
| I _{CS,BS} | Input Bias Current | Vcs=0 V~1 V | -1.0 | -0.1 | 1.0 | μΑ |
| t _{CS,D} | Current-Sense Delay to Output ⁽⁴⁾ | dV/dt=1 V/100 ns, from 0 V to 5 V | | 350 | 500 | ns |

Continued on the following page...

Electrical Characteristics

 $V_{CC} = 14 \text{ V}$ and $T_A = -40 ^{\circ}\text{C} + 125 ^{\circ}\text{C}$, unless otherwise specified.

| Symbol | Parameter Conditions | | Min. | Тур. | Max. | Unit |
|----------------------|---|---|----------|----------|-------|------|
| Zero-Cur | rent Detect Section | • | | I | I | |
| V_{ZCD} | Input Voltage Threshold ⁽⁴⁾ | | 1.35 | 1.50 | 1.65 | V |
| HYzcd | Detect Hysteresis (4) | | 0.05 | 0.10 | 0.15 | V |
| V _{CLAMPH} | Input High Clamp Voltage | I _{DET} =3 mA | 5.5 | 6.2 | 7.5 | V |
| VCLAMPL | Input Low Clamp Voltage | I _{DET} = -3 mA | 0 | 0.65 | 1.00 | V |
| lzcd,bs | Input Bias Current | V _{ZCD} =1 V~5 V | -1.0 | -0.1 | 1.0 | μΑ |
| I _{ZCD,SR} | Source Current Capability (4) | T _A =25°C | | | -4 | mA |
| lzcd,sk | Sink Current Capability (4) | T _A =25°C | | | 10 | mA |
| t _{ZCD,D} | Maximum Delay From ZCD to Output Turn-On 4) | dV/dt=-1 V/100 ns, from 5 V to 0 V | 100 | | 200 | ns |
| Output Se | ection | <u>'</u> | <u></u> | I | | |
| V _{OH} | Output Voltage High | l _O =-100 mA, T _A =25°C | 9.2 | 11.0 | 12.8 | V |
| V_{OL} | Output Voltage Low | lo=200 mA, T _A =25°C | | 1.0 | 2.5 | V |
| t _{RISE} | Rising Time ⁽⁴⁾ | C _{IN} =1 nF | | 50 | 100 | ns |
| t _{FALL} | Falling Time ⁽⁴⁾ | C _{IN} =1 nF | | 50 | 100 | ns |
| $V_{O,MAX}$ | Maximum Output Voltage | V _{CC} =20 V, l _O =100 μA | 11.5 | 13.0 | 14.5 | V |
| $V_{O,UVLO}$ | Output Voltage with UVLO Activated | V _{CC} =5 V, I _O =100 μA | | | 1 | V |
| Restart / | Maximum Switching Frequency Limit | Section | • | | • | |
| t _{RST} | Restart Timer Delay | | 50 | 150 | 300 | μs |
| f_{MAX} | Maximum Sw itching Frequency 4' | | 250 | 300 | 350 | kHz |
| RDY Pin | | | | | | |
| I _{RDY,SK} | Output Sink Current | | 1 | 2 | 4 | mA |
| V _{RDY,SAT} | Output Saturation Voltage | I _{RDY,SK} =2 mA | | 320 | 500 | mV |
| I _{RDY,LK} | Output Leakage Current | Output High Impedance | | | 1 | μΑ |
| Soft-Start | t Timer Section | - | | | | |
| tss | Internal Soft-Soft ⁽ 4) | | 3 | 5 | 7 | ms |
| UVLO Se | ction | <u>'</u> | | | | |
| V_{RDY} | Output Ready Voltage | | 2.166 | 2.240 | 2.314 | V |
| HY _{RDY} | Output Ready Hysteresis | | | 0.189 | | V |
| Protectio | ns | <u> </u> | <u> </u> | <u> </u> | l. | |
| V _{OVP} | OVP Threshold Voltage | T _A =25°C | 2.620 | 2.675 | 2.730 | V |
| HYOVP | OVP Hysteresis | T _A =25°C | 0.120 | 0.175 | 0.230 | V |
| V _{EN} | Enable Threshold Voltage | | 0.40 | 0.45 | 0.50 | V |
| HYEN | Enable Hysteresis | | 0.05 | 0.10 | 0.15 | V |
| T _{SD} | Thermal Shutdown Temperature (4) | | 125 | 140 | 155 | °C |
| T _{HYS} | Hysteresis Temperature of TSD ⁽ 4) | | 1 | 60 | | °C |

Note

^{4.} These parameters, although guaranteed by design, are not production tested.


Comparison of FAN7530 and FAN7930C


| Function | FAN7530 | FAN7930C | FAN7930C Advantages |
|------------------------------|----------|-----------------|---|
| | | | No External Circuit for PFC Output UVLO |
| PFC Ready Pin | None | Integrated | Reduce Power Loss and BOM Cost Caused by PFC Out UVLO Circuit |
| | | | ■ Versatile Open-Drain Pin |
| | | | Abnormal CCM Operation Prohibited |
| Frequency Limit | None | Integrated | Abnormal Inductor Current Accumulation Can Be Prohibited |
| V _{IN} -Absent | None | Integrated | Increase System Reliability by Testing for Input Supply Voltage |
| Detection | None | integrated | Guarantee Stable Operation at Short Electric Pow er Failure |
| Soft-Start and | | | Reduce Voltage and Current Stress at Startup |
| Startup without Overshoot | None | Integrated | ■ Eliminate Audible Noise due to Unw anted OVP Triggering |
| Control Range | None | Integrated | Can Avoid Burst Operation at Light Load and High Input Voltage |
| Compensation | NOTIC | "ilegialed | Reduce Probability of Audible Noise Due to Burst Operation |
| THD Optimizer | External | Internal | No External Resistor Needed |
| TSD | None | 140°C with | Stable and Reliable TSD Operation |
| 130 | 140116 | 60°C Hysteresis | Converter Temperature Range Limited Range |

Comparison of FAN7930C and FAN7930B

| Function | FAN7930C | FAN7930B | Remark |
|----------|------------|------------|--|
| RDY Pin | Integrated | None | ■ User Choice for the Use of Number #2 Pin |
| OVP Pin | None | Integrated | OSCI CHOICE FOI THE OSC OF NUMBER #2111 |


Typical Performance Characteristics





vs. TA

Figure 4. Voltage Feedback Input Threshold 1 (V_{REF1}) Figure 5. Start Threshold Voltage (V_{START}) vs. T_A







Figure 6. Stop Threshold Voltage (VSTOP) vs. TA

Figure 7. Startup Supply Current (ISTART) vs. TA






Figure 8. Operating Supply Current (IOP) vs. TA

Figure 9. Output Upper Clamp Voltage (VEAH) vs. TA

Typical Performance Characteristics




Figure 10. Zero Duty Cycle Output Voltage (V_{EAZ}) vs. T_{A}




Figure 11. Maximum On-Time Program 1 ($t_{ON,MAX1}$) vs. T_A




Figure 12. Maximum On-Time Program 2 ($t_{ON,MAX2}$) vs. T_A





Figure 13. Current-Sense Input Threshold Voltage Limit (V_{CS}) vs. T_A






Figure 14. Input High Clamp Voltage (V_{CLAMPH}) vs. T_A Figure 15. Input Low Clamp Voltage (V_{CLAMPL}) vs. T_A

Typical Performance Characteristics




Figure 16. Output Voltage High (V_{OH}) vs. T_A




Figure 17. Output Voltage Low (VoL) vs. TA




Figure 18. Restart Timer Delay (t_{RST}) vs. T_A




Figure 19. Output Ready Voltage (VRDY) vs. TA




Figure 20. Output Saturation Voltage ($V_{RDY,SAT}$) vs. T_A




Figure 21. OVP Threshold Voltage (V_{OVP}) vs. T_A

Applications Information

1. Startup: Normally, supply voltage (V_{CC}) of a PFC block is fed from the additional power supply, which can be called standby power. Without this standby power, auxiliary winding for zero current detection can be used as a supply source. Once the supply voltage of the PFC block exceeds 12 V, internal operation is enabled until the voltage drops to 8.5 V. If V_{CC} exceeds V_Z , 20 mA current is sinking from V_{CC} .




Figure 22. Startup Circuit

2. INV Block: Scaled-down voltage from the output is the input for the INV pin. Many functions are embedded based on the INV pin: transconductance amplifier, output OVP comparator, disable comparator, and output UVLO comparator.

For the output voltage control, a transconductance amplifier is used instead of the conventional voltage amplifier. The transconductance amplifier (voltage-controlled current source) aids the implementation of the OVP and disable functions. The output current of the amplifier changes according to the voltage difference of the inverting and non-inverting input of the amplifier. To cancel down the line input voltage effect on power factor correction, the effective control response of the PFC block should be slower than the line frequency and this conflicts with the transient response of controller. Two-pole one-zero type compensation can meet both requirements.

The OVP comparator shuts down the output drive block when the voltage of the INV pin is higher than 2.675 V and there is 0.175 V hysteresis. The disable comparator disables operation when the voltage of the inverting input is lower than 0.35 V and there is 100 mV hysteresis. An external small-signal MOSFET can be used to disable the IC, as shown in Figure 23. The IC operating current decreases to reduce power consumption if the IC is disabled. Figure 24 is the timing chart of the internal circuit near the INV pin when rated PFC output voltage is 390 $V_{\rm DC}$ and $V_{\rm CC}$ supply voltage is 15 V.




Figure 23. Circuit Around INV Pin




Figure 24. Timing Chart for INV Block

3. RDY Output: When the INV voltage is higher than 2.24 V, RDY output is triggered HIGH and lasts until the INV voltage is lower than 2.051 V. When input AC voltage is quite high, for example 240 V_{AC}, PFC output voltage is always higher than RDY threshold, regardless of boost converter operation. In this case, the INV voltage is already higher than 2.24 V before PFC V_{CC} touches V_{START}; how ever, RDY output is not triggered to HIGH until V_{CC} touches V_{START}. After boost converter operation stops, RDY is not pulled LOW because the INV voltage is higher than the RDY threshold. When V_{CC} of the PFC drops below 5 V, RDY is pulled LOW even though PFC output voltage is higher than threshold. The RDY pin output is open drain, so needs an external pullup resistor to supply the proper power source. The RDY pin output remains floating until V_{CC} is higher than 2 V.




Figure 25. Two Cases of RDY Triggered HIGH




Figure 26. Two Cases of RDY Triggered LOW

- 4. Control Range Compensation: On time is controlled by the output voltage compensator with FAN7930 C. Due to this when input voltage is high and load is light, control range becomes narrow compared to when input voltage is low. That control range decrease is inversely proportional to the double square of the input voltage (control range $\propto \frac{1}{\text{input voltage}^2}$). Thus at high line, unwanted burst operation easily happens at light load and audible noise may be generated from the boost inductor or inductor at input filter. Different from the other converters, burst operation in PFC block is not needed because the PFC block itself is normally disabled during standby mode. To reduce unwanted burst operation at light load, an internal control range compensation function is implemented and shows no burst operation until 5% load at high line.
- **5. Zero-Current Detection**: Zero-current detection (ZCD) generates the turn-on signal of the MOSFET when the boost inductor current reaches zero using an auxiliary winding coupled with the inductor. When the power switch turns on, negative voltage is induced at the auxiliary winding due to the opposite winding direction (see Equation 1). Positive voltage is induced (see Equation 2) when the power switch turns off.

$$V_{AUX} = -\frac{T_{AUX}}{T_{IND}} \cdot V_{AC}$$
 (1)

$$V_{AUX} = \frac{T_{AUX}}{T_{IND}} \cdot (V_{PFCOUT} - V_{AC})$$
 (2)

w here:

V_{AUX} is the auxiliary winding voltage;

T_{IND} is boost inductor turns;

T_{IND} auxiliary winding turns;

V_{AC} is input voltage for PFC converter; and

 $V_{\text{OUT_PFC}}$ is output voltage from the PFC converter.




Figure 27. Circuit Near ZCD

Because auxiliary winding voltage can swing from negative to positive voltage, the internal block in ZCD pin has both positive and negative voltage clamping circuits. When the auxiliary voltage is negative, an internal circuit clamps the negative voltage at the ZCD pin around 0.65 V by sourcing current to the serial resistor between the ZCD pin and the auxiliary winding. When the auxiliary voltage is higher than 6.5 V, current is sinked through a resistor from the auxiliary winding to the ZCD pin.




Figure 28. Auxiliary Voltage Depends on MOSFET Switching

The auxiliary winding voltage is used to check the boost inductor current zero instance. When boost inductor current becomes zero, there is a resonance between boost inductor and all capacitors at the MOSFET drain pin: including Coss of the MOSFET; an external capacitor at the D-S pin to reduce the voltage rising and falling slope of the MOSFET; a parasitic capacitor at inductor; and so on to improve performance. Resonated voltage is reflected to the auxiliary winding and can be used for detecting zero current of boost inductor and valley position of MOSFET voltage stress. For valley detection, a minor delay by the resistor and capacitor is needed. A capacitor increases the noise immunity at the ZCD pin. If ZCD voltage is higher than 1.5 V, an internal ZCD comparator output becomes HIGH and LOW when the ZCD goes below 1.4 V. At the falling edge of comparator output, internal logic turns on the MOSFET




Figure 29. Auxiliary Voltage Threshold

When no ZCD signal is available, the PFC controller cannot turn on the MOSFET, so the controller checks every switching off time and forces MOSFET turn on when the off time is longer than 150 μ s. This restart timer triggers MOSFET turn-on at startup and may be used at the input voltage zero-cross period.




Figure 30. Restart Timer at Startup

Because the MOSFET turn-on depends on the ZCD input, switching frequency may increase to higher than several megahertz due to the mis-triggering or noise on the nearby ZCD pin. If the switching frequency is higher than needed for critical conduction mode (CRM), operation mode shifts to continuous conduction mode (CCM). In CCM, unlike CRM where the boost inductor current is reset to zero at the next switch on; inductor current builds up at every switching cycle and can be raised to very high current that exceeds the current rating of the power switch or diode. This can seriously damage the power switch. To avoid this, maximum switching frequency limitation is embedded. If ZCD signal is applied again within 3.3 us after the previous rising edge of gate signal, this signal is ignored internally and FAN7930C waits for another ZCD signal. This slightly degrades the power factor performance at light load and high input voltage.




Figure 31. Maximum Switching Frequency Limit Operation

6. Control: The scaled output is compared with the internal reference voltage and sinking or sourcing current is generated from the COMP pin by the transconductance amplifier. The error amplifier output is compared with the internal saw tooth waveform to give proper turn-on time based on the controller.




Figure 32. Control Circuit

Unlike a conventional voltage-mode PWM controller, FAN7930C turns on the MOSFET at the falling edge of ZCD signal. The "ON" instant is determined by the external signal and the turn-on time lasts until the error amplifier output (V_{COMP}) and saw tooth waveform meet. When load is heavy, output voltage decreases, scaled output decreases, COMP voltage increases to compensate low output, turn-on time lengthens to give more inductor turn-on time, and increased inductor current raises the output voltage. This is how a PFC negative feedback controller regulates output.

The maximum of V_{COMP} is limited to 6.5 V, which dictates the maximum turn-on time. Switching stops when V_{COMP} is lower than 1.0 V.




Figure 33. Turn-On Time Determination

The roles of PFC controller are regulating output voltage and input current shaping to increase power factor. Duty control based on the output voltage should be fast enough to compensate output voltage dip or overshoot. For the power factor, however, the control loop must not react to the fluctuating AC input voltage. These two requirements conflict; therefore, when designing a feedback loop, the feedback loop should be least ten times slower than AC line frequency. That slow response is made by C1 at the compensator. R1 makes gain boost around operation region and C2 attenuates gain at higher frequency. Boost gain by R1 helps raise the response time and improves phase margin.




Figure 34. Compensators Gain Curve

For the transconductance error amplifier side, gain changes based on differential input. When the error is large, gain is large to suppress the output dip or peak quickly. When the error is small, low gain is used to improve powerfactor performance.




Figure 35. Gain Characteristic

7. Soft-Start: When V_{CC} reaches V_{START} , the internal reference voltage is increased like a stair step for 5 ms. As a result, V_{COMP} is also raised gradually and MOSFET turn-on time increases smoothly. This reduces voltage and current stress on the power switch during startup.




Figure 36. Soft-Start Sequence

8. Startup without Overshoot: Feedback control speed of PFC is quite slow. Due to the slow response, there is a gap between output voltage and feedback control. That is why over-voltage protection (OVP) is critical at the PFC controller and voltage dip caused by fast load changes from light to heavy is diminished by a bulk capacitor. OVP is triggered during startup phase. Operation on and off by OVP at startup may cause audible noise and can increase voltage stress at startup,

which is normally higher than in normal operation. This operation is improved when soft-start time is very long. However, too much startup time enlarges the output voltage building time at light load. FAN7930C has overshoot protection at startup. During startup, the feedback loop is controlled by an internal proportional gain controller and, when the output voltage reaches the rated value, it switches to an external compensator after a transition time of 30 ms. This internal proportional gain controller eliminates overshoot at startup and an external conventional compensator takes over successfully afterward.




Figure 37. Startup without Overshoot

9. THD Optimization: Total Harmonic Distortion (THD) is the factor that dictates how closely input current shape matches sinusoidal form. The turn-on time of the PFC controller is almost constant over one AC line period due to the extremely low feedback control response. The turn-off time is determined by the current decrease slope of the boost inductor made by the input voltage and output voltage. Once inductor current becomes zero, resonance between Coss and the boost inductor makes oscillating waveforms at the drain pin and auxiliary winding. By checking the auxiliary winding voltage through the ZCD pin, the controller can check the zero current of boost inductor. At the same time, a minor delay is inserted to determine the valley position of drain voltage. The input and output voltage difference is at its maximum at the zero cross point of AC input voltage. The current decrease slope is steep near the zero cross region and more negative inductor current flows during a drain voltage valley detection time. Such a negative inductor current cancels down the positive current flows and input current becomes zero, called "zero-cross distortion" in PFC.




Figure 38. Input and Output Current Near Input Voltage Peak




Figure 39. Input and Output Current Near Input Voltage Peak Zero Cross

To improve this, lengthened turn-on time near the zero cross region is a well-known technique, though the method may vary and may be proprietary. FAN7930C optimizes this by sourcing current through the ZCD pin. Auxiliary winding voltage becomes negative when the MOSFET turns on and is proportional to input voltage. The negative clamping circuit of ZCD outputs the current to maintain the ZCD voltage at a fixed value. The sourcing current from the ZCD is directly proportional to the input voltage. Some portion of this current is applied to the internal saw tooth generator, together with a fixed-current source. Theoretically, the fixed-current source and the capacitor at saw tooth generator determine the maximum turn-on time when no current is sourcing at ZCD clamp circuit and available turn-on time gets shorter proportional to the ZCD sourcing current.




Figure 40. Circuit of THD Optimizer




Figure 41. Effect of THD Optimizer

By THD optimizer, turn-on time over one AC line period is proportionally changed, depending on input voltage. Near zero cross, lengthened turn-on time improves THD performance.

10. V_{IN}-Absent Detection: To save power loss caused by input voltage sensing resistors and to optimize THD, the FAN7930C omits AC input voltage detection. Therefore, no information about AC input is available from the internal controller. In many cases, the V_{CC} of PFC controller is supplied by an independent power source, like standby power. In this scheme, some mis match may exist. For example, when the electric power is suddenly interrupted during two or three AC line periods; V_{CC} is still live during that time, but output voltage drops because there is no input power source. Consequently, the control loop tries to compensate for the output voltage drop and V_{COMP} reaches its maximum. This lasts until AC input voltage is live again. When AC input voltage is live again, high V_{COMP} allows high switching current and more stress is put on the MOSFET and diode. To protect against this, FAN7930C checks if the input AC voltage exists. If input does not exist, soft-start is reset and waits until AC input is live again. Soft-start manages the turn-on time for smooth operation when it detects AC input is applied again and applies less voltage and current stress on startup.




Figure 42. Without V_{IN}-Absent Circuit




Figure 43. With V_{IN}-Absent Circuit

- 11. Current Sense: The MOSFET current is sensed using an external sensing resistor for over-current protection. If the CS pin voltage is higher than 0.8 V, the over-current protection comparator generates a protection signal. An internal RC filter of 40 k Ω and 8 pF is included to filter switching noise.
- **12. Gate Driver Output**: FAN7930C contains a single totem-pole output stage designed for a direct drive of the power MOSFET. The drive output is capable of up to +500 / -800 mA peak current with a typical rise and fall time of 50 ns with 1 nF load. The output voltage is clamped to 13 V to protect the MOSFET gate even if the V_{CC} voltage is higher than 13 V.

PCB Layout Guide

PFC block normally handles high switching current and the voltage low energy signal path can be affected by the high energy path. Cautious PCB layout is mandatory for stable operation.

- 1. The gate drive path should be as short as possible. The closed-loop that starts from the gate driver, MOSFET gate, and MOSFET source to ground of PFC controller should be as close as possible. This is also crossing point between power ground and signal ground. Power ground path from the bridge diode to the output bulk capacitor should be short and wide. The sharing position between power ground and signal ground should be only at one position to avoid ground loop noise. Signal path of the PFC controller should be short and wide for external components to contact.
- 2. The PFC output voltage sensing resistor is normally high to reduce current consumption. This path can be affected by external noise. To reduce noise potential at the INV pin, a shorter path for output sensing is recommended. If a shorter path is not possible, place some dividing resistors between PFC output and the INV pin closer to the INV pin is better. Relative high voltage close to the INV pin can be helpful.
- The ZCD path is recommended close to auxiliary winding from boost inductor and to the ZCD pin. If that is difficult, place a small capacitor (below 50 pF) to reduce noise.
- 4. The switching current sense path should not share with another path to avoid interference. Some additional components may be needed to reduce the noise level applied to the CS pin.
- A stabilizing capacitor for V_{CC} is recommended as close as possible to the V_{CC} and ground pins. If it is difficult, place the SMD capacitor as close to the corresponding pins as possible.




Figure 44. Recommended PCB Layout

Typical Application Circuit

| Application | Device | Input Voltage Range | Rated Output Power | Output Voltage (Maximum Current) |
|----------------------|----------|------------------------|-----------------------|-------------------------------------|
| LCD TV Pow er Supply | FAN7930C | 90-265 V _{AC} | 195 W | 390 V (0.5 A) |

Features

- Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 95% at universal input.
- Pow er factor at rated load is higher than 0.98 at universal input.
- Total Harmonic Distortion (THD) at rated load is lowerthan 15% at universal input.

Key Design Notes

- When auxiliary V_{CC} supply is not available, V_{CC} power can be supplied through Zero Current Detect (ZCD) winding. The power consumption of R103 is quite high, so its power rating needs checking.
- Because the input bias current of INV pin is almost zero, output voltage sensing resistors (R112~R115) should be as high as possible. However, too-high resistance makes the node susceptible to noise. Resistor values need to strike a balance between power consumption and noise immunity.
- Quick charge diode (D106) can be eliminated if output diode inrush current capability is sufficient. Even without D106, system operation is normal due to the controller's highly reliable protection features.

Schematic




Figure 45. Demonstration Circuit

Transformer




Figure 46. Transformer Schematic Diagram

Winding Specification

| Position | No | Pin (S → F) | Wire | Turns | Winding Method | |
|---|--|--|---------|-------|------------------|--|
| Bottom | N_p | 3, 4 → 1, 2 | 0.1φ×50 | 39 | Solenoid Winding | |
| Insulation: Polyester Tape t = 0.05mm, 3 Layers | | | | | | |
| Top N _{AUX} | | $9,10 \rightarrow 6,7$ 0.3 ϕ 5 Solenoid Winding | | | Solenoid Winding | |
| ТОР | Insulation: Polyester Tape t = 0.05 mm, 4 Layers | | | | | |

Electrical Characteristics

| | Pin | Specification | Remark |
|------------|-------------|---------------|--------------|
| Inductance | 3, 4 → 1, 2 | 194 μH ±5% | 100 kHz, 1 V |

Core & Bobbin

Core: EER3019, Samhwa (PL-7) (Ae=137.0mm²)

Bobbin: EER3019

Bill of Materials

| Part # | Value | Note | Part # | Value | Note |
|-------------------|------------------------------|---------------------------|-------------|-------------|--|
| | Re | esistor | I. | | Switch |
| R101 | 1 ΜΩ | 1W | Q101 | FCPF20N60 | 20 A, 600 V, SuperFET® |
| R102 | 330 kΩ | 1/2W | | | Diode |
| R103 | 10 kΩ | 1W | D101 | 1N4746 | 1 W, 18 V, Zener Diode |
| R104 | 30 kΩ | 1/4W | D102 | UF4004 | 1 A, 400 V Glass Passivated High-Efficiency Rectifier |
| R107 | 10 kΩ | 1/4W | D103 | 1N4148 | 1 A, 100 V Small-Signal Diode |
| R108 | 4.7 kΩ | 1/4W | D104 | 1N4148 | 1 A, 100 V Small-Signal Diode |
| R109 | 47 kΩ | 1/4W | D105 | | 8 A, 600 V, General-Purpose Rectifier |
| R110 | 10 kΩ | 1/4W | D106 | | 3 A, 600 V, General-Purpose Rectifier |
| R111 | 0.80 kΩ | 5W | | | |
| R112, 113, 114 | 3.9 kΩ | 1/4W | IC101 | FAN7930C | CRM PFC Controller |
| R115 | 75 kΩ | 1/4W | | | |
| | Capacito | or | | | Fuse |
| C101 | 220 nF / 275 V _{AC} | Box Capacitor | FS101 | 5 A / 250 V | |
| C102 | 680 nF / 275 V _{AC} | Box Capacitor | | | NTC |
| C103 | 0.68 μF / 630 V | Box Capacitor | TH101 | 5D-15 | |
| C104 | 12 nF / 50 V | Ceramic Capacitor | | E | Bridge Diode |
| C105 | 100 nF / 50 V | SMD (1206) | BD101 | | 15 A, 600 V |
| C107 | 33 μF / 50 V | Electrolytic Capacitor | | | Line Filter |
| C108 | 220 nF / 50 V | Ceramic Capacitor | LF101 | 23 mH | |
| C109 | 47 nF / 50 V | Ceramic Capacitor | Transformer | | ransformer |
| C110 | 1 nF / 50 V | Ceramic Capacitor | T1 | EER3019 | Ae=137.0 mm ² |
| C112 | 47 nF / 50 V | Ceramic Capacitor | | | ZNR |
| C111 | 220 µF / 450 V | Electrolytic Capacitor | ZNR101 | 10D471 | |
| C114 | 2.2 nF / 450 V | Box Capacitor | | | |
| C115 | 2.2 nF / 450 V | Box Capacitor | | | |

Physical Dimensions




Figure 47. 8-Lead, Small Outline Package (SOP)

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications using ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all daims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of per

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semic on ductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative