

ON Semiconductor®

FSGM300N Green-Mode Power Switch

Features

- Advanced Burst-Mode Operation for Low Standby Pow er
- Random Frequency Fluctuation for Low EMI
- Pulse-by-Pulse Current Limit
- Various Protection Functions: Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdow n (TSD) with Hysteresis, Output-Short Protection (OSP), and Under-Voltage Lockout (UVLO) with Hysteresis
- Auto-Restart Mode
- Internal Startup Circuit
- Internal High-Voltage SenseFET: 650V
- Built-in Soft-Start: 15ms

Applications

 Pow er Supply for LCD Monitor, STB and DVD Combination

Description

The FSGM300N is an integrated Pulse Width Modulation (PWM) controller and SenseFET specifically designed for offline Switch-Mode Pow er Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixed-frequency oscillator, Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate driver, internal soft-start, temperature-compensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSGM series can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform suited for cost-effective design of a flyback converter.

Ordering Information

		On a nation of			0	utput Pov	ver Table ⁽²)		
Part Number	Package Junction		Curren R _{DS(ON)}		230V _{AC} ± 15% ⁽³⁾		85-265V _{AC}		Replaces	
	Temperature	t Limit	(Max.)	Adapter ⁽⁴⁾	Open Frame ⁽⁵⁾	Adapter ⁽⁴⁾	Open Frame ⁽⁵⁾	Device		
FSGM300N	8-DIP	−40°C ~ +125°C	1.60A	2.2Ω	26W	40W	20W	30W	FSFM300N	

Notes:

- 2. The junction temperature can limit the maximum output pow er.
- 3. $230V_{AC}$ or $100/115V_{AC}$ w ith voltage doubler.
- 4. Typical continuous pow er in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- 5. Maximum practical continuous pow er in an open-frame design at 50°C ambient temperature.

^{1.} Pb-free package per JEDEC J-STD-020B.



Pin Configuration



Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin #	Name	Description
1	GND	Ground. This pin is the control ground and the SenseFET source.
2	V _{cc}	Power Supply . This pin is the positive supply input, which provides the internal operating current for both startup and steady-state operation.
3	FB	Feedback . This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed betw een this pin and GND. If the voltage of this pin reaches 6V, the overload protection triggers, which shuts dow n the pow er switch.
4	NC	No Connection.
5	V _{str}	Startup . This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12V, the internal current source (I_{CH}) is disabled.
6, 7, 8	Drain	Sense FET Drain. High-voltage pow er Sense FET drain connection.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V _{STR}	V _{STR} Pin Voltage		650	V
V _{DS}	Drain Pin Voltage		650	V
V _{cc}	V _{cc} Pin Voltage		26	V
V _{FB}	Feedback Pin Voltage	-0.3	8.0	V
I _{DM}	Drain Current Pulsed		4	А

-							
		Continuous Switching D	rain Current ⁽⁶⁾	T _C =25°C		1.90	А
	DS	Continuous Sw itching Drain Current ⁽⁶⁾ T _c =100°C				1.27	А
	E _{AS}	Single Pulsed Avalanche		190	mJ		
	P _D	Total Pow er Dissipation $(T_c=25^{\circ}C)^{(8)}$				1.5	W
	т	Maximum Junction Temp	perature		150	°C	
	T_{J}	Operating Junction Tem	-40	+125	°C		
	T_{STG}	Storage Temperature	-55	+150	°C		
	ESD	Electrostatic Discharge Human Body Model,		I, JESD22-A114	2		kV
		Capability	odel, JESD22-C101	2		ΝV	

Notes:

- 6. Repetitive peak switching current when the inductive load is assumed: Limited by maximum duty (D_{MAX}=0.83) and junction temperature (see Figure 4).
- 7. L=45mH, starting T_J =25°C.
- 8. Infinite cooling condition (refer to the SEMI G30-88).
- 9. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.



Figure 4. Repetitive Peak Switching Current

Thermal Impedance

 $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Value	Unit
θ_{JA}	Junction-to-Ambient Thermal Impedance ⁽¹⁰⁾	80	°C/W
θ _{JC}	Junction-to-Case Thermal Impedance ⁽¹¹⁾	20	°C/W
Ψ_{JT}	Junction-to-Top Thermal Impedance ⁽¹²⁾	35	

Notes:

10. Infinite cooling condition (refer to the SEMI G30-88).

11. Free standing with no heat-sink under natural convection.

12. Measured on the package top surface.

 $T_J=25^{\circ}C$ unless otherw ise specified.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
SenseFET S	Section			4	8		
BV_{DSS}	Drain-Source Br	eakdow n Voltage	V _{CC} =0V, Ι _D =250μA	650			V
I _{DSS}	Zero-Gate-Volta	ge Drain Current	V _{DS} =520V, T _A =125°C			250	μA
R _{DS(ON)}	Drain-Source Or	n-State Resistance	V _{GS} =10V, I _D =1A		1.8	2.2	Ω
C _{ISS}	Input Capacitanc	e ⁽¹³⁾	V _{DS} =25V, V _{GS} =0V, f=1MHz		515		pF
C _{OSS}	Output Capacitar	nce ⁽¹³⁾	V _{DS} =25V, V _{GS} =0V, f=1MHz		75		pF
t _r	Rise Time		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		26		ns
t _f	Fall Time		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		25		ns
t _{d(on)}	Turn-On Delay T	īme	V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		14		ns
t _{d(off)}	Turn-Off Delay T	Time .	V_{DS} =325V, I_{D} = 4A, R_{G} =25 Ω		32		ns
Control Sec	tion						_
f _s	Sw itching Frequ	ency ⁽¹³⁾	V _{CC} =14V, V _{FB} =4V	61	67	73	kHz
Δf_{S}	Sw itching Frequ	ency Variation ⁽¹³⁾	-25°C < T _J < 125°C		±5	±10	%
D _{MAX}	Maximum Duty R	atio	V _{CC} =14V, V _{FB} =4V	71	77	83	%
D _{MIN}	Minimum Duty Ratio		V _{CC} =14V, V _{FB} =0V			0	%
I _{FB}	Feedback Source Current		V _{FB} =0	120	150	180	μA
V _{start}	UVLO Threshold Voltage		V_{FB} =0V, V_{CC} Sweep	11	12	13	V
V _{STOP}			After Turn-on, V _{FB} =0V	7.0	7.7	8.5	V
V _{OP}	V _{cc} Operating R	ange		13		22.5	V
t _{S/S}	Internal Soft-Sta	rt Time	V _{STR} =40V, V _{CC} Sweep		15		ms
Burst-Mode	Section					•	
V _{BURH}				0.6	0.7	0.8	V
V _{BURL}	Burst-Mode Volt	age	V_{CC} =14V, V_{FB} Sw eep	0.4	0.5	0.6	V
Hys					200		mV
Protection	Section		•				
LIM	Peak Drain Curre	ent Limit	di/dt=300mA/µs	1.44	1.60	1.76	А
V _{SD}	Shutdow n Feed	back Voltage	V _{CC} =14V, V _{FB} Sw eep	5.5	6.0	6.5	V
DELAY	Shutdow n Delay	Current	V _{CC} =14V, V _{FB} =4V	2.0	2.7	3.4	μA
t _{LEB}	Leading-Edge Bl	anking Time ⁽¹³⁾⁽¹⁵⁾			400		ns
V _{OVP}	Over-Voltage Pr	otection	V _{cc} Sw eep	22.5	24.0	25.5	V
t _{OSP}		Threshold Time		0.7	1.0	1.3	μS
V _{OSP}	Output-Short Protection ⁽¹³⁾	Threshold V_{FB}	- OSP Triggered w hen t _{ON} <t<sub>OSP & V_{FB}>V_{OSP}</t<sub>	1.4	1.6	1.8	V
t _{OSP_FB}		V _{FB} Blanking Time	(Lasts Longer than t _{OSP_FB})	2.0	2.5	3.0	μS

T_{SD}	- Thermal Shutdow n Temperature ⁽¹³⁾	Shutdow n Temperature	125	135	145	°C
Hys	- memai shuldown remperature	Hysteresis		40		°C
		1			· · · · ·	
			Contin	ued on th	ne followin	g page

Electrical Characteristics (Continued)

 $T_J=25^{\circ}C$ unless otherw ise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
Total Device Section									
I _{OP}	Operating Supply Current, (Control Part in Burst Mode)	V _{CC} =14V, V _{FB} =0V	1.0	1.5	2.0	mA			
l _{ops}	Operating Switching Current, (Control Part and SenseFET Part)	V _{CC} =14V, V _{FB} =2V	2.1	2.5	2.9	mA			
I _{start}	Start Current	V_{CC} =11V (Before V_{CC} Reaches V_{START})	400	500	600	μΑ			
I _{СН}	Startup Charging Current	$V_{CC}=V_{FB}=0V, V_{STR}=40V$	0.95	1.10	1.25	mA			
V_{STR}	Minimum V_{STR} Supply Voltage	$V_{CC}=V_{FB}=0V, V_{STR}$ Sw eep		26		V			

Notes:

13. Although these parameters are guaranteed, they are not 100% tested in production.

14. Average value

15. t_{LEB} includes gate turn-on time.

Comparison of FSFM300N and FSGM300N

Function	FSFM300N	FSGM300N	Advantages of FSGM300N
Random Frequency Fluctuation		Built-in	Low EMI
Operating Current	3mA	1.4mA	Very low stand-by power
Protections	OLP OVP AOCP TSD	OLP OVP OSP AOCP TSD w ith Hysteresis	Enhanced protections and high reliability
Pow er Balance	Long T _{CLD}	Very Short T _{CLD}	The difference of input pow er betw een the low and high input voltage is quite small



w w .onsemi.co 8



Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{Vcc}) connected to the V_{CC} pin, as illustrated in Figure 17. When V_{CC} reaches 12V, the FSGM300N begins switching and the internal high-voltage current source is disabled. The FSGM300N continues normal switching operation and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 7.7V.



Figure 17. Startup Block

2. Soft-Start: The FSGM300N has an internal soft-start circuit that increases PWM comparator inverting input voltage, together with the SenseFET current, slow ly after it starts. The typical soft-start time is 15ms. The pulse width to the power switching device is progressively increased to establish the correct w orking conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.

3. Feedback Control: This device employs current-mode control, as show n in Figure 18. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, pulling dow n the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.

3.1 Pulse-by-Pulse Current Limit: Because currentmode control is employed, the peak current through the SenseFET is limited by the inverting input of PWM comparator (V_{FB}*), as shown in Figure 18. Assuming that the 150µA current source flows only through the internal resistor (3R + R =16kΩ), the cathode voltage of diode D2 is about 2.4V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.4V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current through the SenseFET is limited.

3.2 Leading-Edge Blanking (LEB): At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the current mode PWM control. To counter this effect, the FSGM300N employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for t_{LEB} (400ns) after the SenseFET is turned on.



4. Protection Circuits: The FSGM300N has several selfprotective functions, such as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.7V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 12.0V, the FSGM300N resumes normal operation. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the autorestart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.



Figure 19. Auto-Restart Protection Waveforms

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. How ever, even when the SMPS is in normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (V_{OUT}) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.4V, D1 is blocked and the 2.7 μ A current source starts to charge C_{FB} slowly up. In this condition, V_{FB} continues increasing until it reaches 6.0V, when the switching operation is terminated, as shown in Figure 20. The delay time for shutdown is the time required to charge C_{FB} from 2.4V to 6.0V with 2.7 μ A. A 25 ~ 50ms delay is typical for most applications. This protection is implemented in auto-restart mode.



Figure 20. Overload Protection

4.2 Abnormal Over-Current Protection (AOCP): When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Even though the FSGM300N has overload protection, it is not enough to protect the FSGM300N in that abnormal case; since severe current stress is imposed on the SenseFET until OLP is triggered. The FSGM300N internal AOCP circuit is shown in Figure 21. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the S-R latch, resulting in the shutdown of the SMPS.



Figure 21. Abnormal Over-Current Protection

FSGM300N — Green-Mode Power Switch

4.3. Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Such a steep current brings high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 1.6V and the SenseFET turn-on time is low er than 1.0 μ s, the FSGM300N recognizes this condition as an abnormal error and shuts dow n PWM sw itching until V_{CC} reaches V_{START} again. An abnormal condition output short is show n in Figure 22.



Figure 22. Output-Short Protection

4.4 Over-Voltage Protection (OVP): lf the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then $V_{\mbox{\tiny FB}}$ climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is triggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the V_{CC} is proportional to the output voltage and the FSGM300N uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.0V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, $V_{\mbox{\tiny CC}}$ should be designed to be below 24.0V.

4.5 Thermal Shutdown (TSD): The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect the over temperature of the SenseFET. If the temperature exceeds ~135°C, the thermal shutdow n is triggered and stops operation. The FSGM300N operates in auto-restart mode until the temperature decreases to around 95°C, when normal operation resumes.

5. Soft Burst-Mode Operation: To minimize power dissipation in standby mode, the FSGM300N enters burst-mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 23, the device automatically enters burst mode when the feedback voltage drops below V_{BURL} (500mV). At this point, sw itching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (700mV), sw itching resumes. The feedback voltage then falls and the process repeats. Burst-mode operation alternately enables and disables sw itching of the SenseFET, thereby reducing sw itching loss in standby mode.





6. Random Frequency Fluctuation (RFF): Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by external feedback voltage and internal free-running oscillator at every switching instant. This Random Frequency Fluctuation scatters the EMI noise around typical switching frequency (67kHz) effectively and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).





Typical Application Circuit

Application	Input Voltage	Rated Output	Rated Power
LCD Monitor Pow er Supply	85 ~ 265V _{AC}	5.0V(2A) 14.0V(1.2A)	26.8W

Key Design Notes:

- 1. The delay time for overload protection is designed to be about 30ms with C105 (22nF). OLP time betw een 25ms (18nF) and 50ms (39nF) is recommended.
- 2. The SMD-type capacitor (C106) must be placed as close as possible to the V_{cc} pin to avoid malfunction by abrupt pulsating noises and to improve ESD and surge immunity. Capacitance betw een 100nF and 220nF is recommended.

1. Schematic



2. Transformer





Figure 26. Schematic of Transformer

3. Winding Specification

	$Din(\mathbf{e} \in \mathbf{E})$	Wire Turn	Turno	urns Winding Method	Ва	rrier Tap	e
	Pin (S \rightarrow F)	wire	Turns	winding wethod	TOP	вот	Ts
N _p /2	$3 \rightarrow 2$	0.25φ×1	21	Solenoid Winding		2.0mm	1
Insulation: Polyeste	er Tape t=0.025mm	, 2 Layers					
N _{5V}	$7 \rightarrow 6$	0.4φ×2 (TIW)	3	Solenoid Winding		3.0mm	1
Insulation: Polyeste	er Tape t=0.025mm	, 2 Layers					
N _a	$4 \rightarrow 5$	0.2φ×1	7	Solenoid Winding	4.0mm	3.0mm	1
Insulation: Polyeste	er Tape t=0.025mm	, 2 Layers					
N _{5V}	8→6	0.4φ×2 (TIW)	3	Solenoid Winding		3.0mm	1
Insulation: Polyeste	er Tape t=0.025mm	, 2 Layers					
N _{14V}	$10 \rightarrow 8$	0.4φ×2 (TIW)	5	Solenoid Winding		2.0mm	1
Insulation: Polyeste	Insulation: Polyester Tape t=0.025mm, 2 Layers						
N _p /2	$2 \rightarrow 1$	0.25φ×1	21	Solenoid Winding		2.0mm	1
Insulation: Polyeste	Insulation: Polyester Tape t=0.025mm, 2 Layers						

4. Electrical Characteristics

	Pin	Specification	Remark
Inductance	1 - 3	900μH ± 6%	67kHz, 1V
Leakage	1 - 3	15μH Maximum	Short All Other Pins

5. Core & Bobbin

- Core: EER3016 (Ae=109.7mm²)
- Bobbin: EER3016

6. Bill of Materials

Value	Note	Part #	Value	Note	
Part # Value Note Fuse		Capacitor			
250V 2A		C101	220nF/275V	Box (Pilkor)	
NTC			150nF/275V	Box (Pilkor)	
5D-9	DSC	C103	100µF/400V	Electrolytic (SamYoung)	
Resistor			3.3nF/630V	Film (Sehw a)	
1.5MΩ, J	1W	C105	22nF/100V	Film (Sehw a)	
68kΩ, J	1/2W	C106	220nF	SMD (2012)	
43kΩ, J	1W	C107	47µF/50V	Electrolytic (SamYoung)	
620Ω, F	1/4W, 1%	C201	1000µF/25V	Electrolytic (SamYoung)	
1.2kΩ, F	1/4W, 1%	C202	1000µF/25V	Electrolytic (SamYoung)	
18kΩ, F	1/4W, 1%	C203	2200µF/10V	Electrolytic (SamYoung)	
8kΩ, F	1/4W, 1%	C204	1000µF/16V	Electrolytic (SamYoung)	
8kΩ, F	1/4W, 1%	C205	47nF/100V	Film (Sehw a)	
		C301	4.7nF/Y2	Y-cap (Samhwa)	
IC			Inductor		
FSGM300N	ON Semiconductor	LF101	30mH	Line filter 0.5Ø	
KA431LZ	ON Semiconductor	L201	5μΗ	5A Rating	
FOD817B	ON Semiconductor	L202	5μH	5A Rating	
Diode			Transformer		
1N4007	Vishay	T101	900µH		
UF4007	Vishay				
1N4750	Vishay				
MBRF10H100	ON Semiconductor				
MBRF1060	ON Semiconductor				
2KBP06	Vishay			1	
	250V 2A NTC 5D-9 Resistor 1.5MΩ, J 68kΩ, J 43kΩ, J 620Ω, F 1.2kΩ, F 1.2kΩ, F 8kΩ, F 8kΩ, F 8kΩ, F 8kΩ, F 7 8kΩ, F 18kΩ F 0001 1000	Fuse 250V 2A Image: Constant of the second of the s	Fuse C101 250V 2A C101 NTC C102 5D-9 DSC C103 Resistor C104 1.5MQ, J 1W C105 68kQ, J 1/2W C106 43kQ, J 1W C107 620Q, F 1/4W, 1% C201 1.2kQ, F 1/4W, 1% C202 18kQ, F 1/4W, 1% C203 8kQ, F 1/4W, 1% C204 8kQ, F 1/4W, 1% C204 8kQ, F 1/4W, 1% C205 5 ON Semiconductor LF101 KA431LZ ON Semiconductor L201 FOB817B ON Semiconductor L202 Diode UF4007 Vishay T101 UF4007 Vishay T101 MBRF10H100 ON Semiconductor MBRF10H100	Fuse Capacitor 250V 2A C101 220nF/275V NTC C102 150nF/275V SD-9 DSC C103 100µF/400V Resistor C104 3.3nF/630V 1.5MQ, J 1W C105 22nF/100V 68kΩ, J 1/2W C106 220nF 43kΩ, J 1W C107 47µF/50V 620Ω, F 1/4W, 1% C202 1000µF/25V 1.2kΩ, F 1/4W, 1% C202 1000µF/25V 1.8kΩ, F 1/4W, 1% C203 2200µF/10V 8kΩ, F 1/4W, 1% C203 2200µF/10V 8kΩ, F 1/4W, 1% C204 1000µF/16V 8kΩ, F 1/4W, 1% C205 47nF/100V 8kΩ, F 1/4W, 1% C205 47nF/10V 8kΩ, F 1/4W, 1% C205 47nF/10V 8kΩ, F 0N Semiconductor LF101 30mH KA431LZ ON Semiconductor L202 5µH Diode Transfor	



ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights on the rights of others. ON Semiconductor products for any such unintended, or authorized for application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was ne

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor N. Amer 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Free Phone: 303-675-2175 or 800-344-3860 Toll Free USA/C USA/Canada Europe Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Phone: Email: orderlit@onsemi.com Japan C

N. American Technical Support: 800-282-9855 Toll Free USA/Canada. Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: <u>www.onsemi.com</u>

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative