



Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

FSL116LR

Green Mode Fairchild Power Switch (FPS™)

Features

- Internal Avalanche-Rugged SenseFET (650V)
- Under 50mW Standby Power Consumption at 265V_{AC}, No-load Condition with Burst Mode
- Precision Fixed Operating Frequency with Frequency Modulation for Attenuating EMI
- Internal Startup Circuit
- Built-in Soft-Start: 20ms
- Pulse-by-Pulse Current Limiting
- Various Protections: Over-Voltage Protection (OVP), Overload Protection (OLP), Output-Short Protection (OSP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown Function with Hysteresis (TSD)
- Auto-Restart Mode
- Under-Voltage Lockout (UVLO)
- Low Operating Current: 1.8mA
- Adjustable Peak Current Limit

Applications

- SMPS for VCR, STB, DVD, & DVCD Players
- SMPS for Home Appliance
- Adapter

Related Resources

- [AN-4137 — Design Guidelines for Off-line Flyback Converters using FPS™](#)
- [AN-4141 — Troubleshooting and Design Tips for Fairchild Power Switch \(FPS™\) Flyback Applications](#)
- [AN-4147 — Design Guidelines for RCD Snubber of Flyback](#)
- [Fairchild Power Supply WebDesigner — Flyback Design & Simulation - In Minutes at No Expense](#)

Description

The FSL116LR integrated Pulse Width Modulator (PWM) and SenseFET is specifically designed for high-performance offline Switch-Mode Power Supplies (SMPS) with minimal external components. FSL116LR includes integrated high-voltage power switching regulators that combine an avalanche-rugged SenseFET with a current-mode PWM control block.

The integrated PWM controller includes: Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), a frequency generator for EMI attenuation, an optimized gate turn-on/turn-off driver, Thermal Shutdown (TSD) protection, and temperature-compensated precision current sources for loop compensation and fault protection circuitry. The FSL116LR offers good soft-start performance. When compared to a discrete MOSFET and controller or RCC switching converter solution, the FSL116LR reduces total component count, design size, and weight; while increasing efficiency, productivity, and system reliability. This device provides a basic platform that is well suited for the design of cost-effective flyback converters.

Maximum Output Power ⁽¹⁾			
230V _{AC} ± 15% ⁽²⁾		85-265V _{AC}	
Adapter ⁽³⁾	Open Frame	Adapter ⁽³⁾	Open Frame
11W	16W	10W	14W

Notes:

1. The junction temperature can limit the maximum output power.
2. 230V_{AC} or 100/115V_{AC} with doubler.
3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient.

Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FSL116LR	-40 to 105°C	FSL116LR	8-Lead, Dual Inline Package (DIP)	Rail

Typical Application Diagram




Figure 1. Typical Application

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration

Pin Definitions

Pin #	Name	Description
1	GND	Ground. SenseFET source terminal on the primary side and internal control ground.
2	V _{CC}	Positive Supply Voltage Input. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V _{STR}) via an internal switch during startup (see Figure 2). Once V _{CC} reaches the UVLO upper threshold (12V), the internal startup switch opens and device power is supplied via the auxiliary transformer winding.
3	V _{FB}	Feedback Voltage. The non-inverting input to the PWM comparator, it has a 0.4mA current source connected internally, while a capacitor and opto-coupler are typically connected externally. There is a delay while charging external capacitor C _{FB} from 2.4V to 6V using an internal 5μA current source. This delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.
4	I _{PK}	Peak Current Limit. Adjusts the peak current limit of the SenseFET. The feedback 0.4mA current source is diverted to the parallel combination of an internal 6kΩ resistor and any external resistor to GND on this pin to determine the peak current limit.
5	V _{STR}	Startup. Connected to the rectified AC line voltage source. At startup, the internal switch supplies internal bias and charges an external storage capacitor placed between the V _{CC} pin and ground. Once V _{CC} reaches 12V, the internal switch is opened.
6, 7, 8	Drain	Drain. Designed to connect directly to the primary lead of the transformer and capable of switching a maximum of 650V. Minimizing the length of the trace connecting these pins to the transformer decreases leakage inductance.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_J = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
V_{STR}	V_{STR} Pin Voltage	-0.3	650.0	V
V_{DS}	Drain Pin Voltage	-0.3	650.0	V
V_{CC}	Supply Voltage		26	V
V_{FB}	Feedback Voltage Range	-0.3	12.0	V
I_D	Continuous Drain Current		1	A
I_{DM}	Drain Current Pulsed ⁽⁴⁾		4	A
E_{AS}	Single Pulsed Avalanche Energy ⁽⁵⁾		38	mJ
P_D	Total Power Dissipation		1.5	W
T_J	Operating Junction Temperature	Internally Limited		$^\circ\text{C}$
T_A	Operating Ambient Temperature	-40	+105	$^\circ\text{C}$
T_{STG}	Storage Temperature	-55	+150	$^\circ\text{C}$
ESD	Human Body Model, JESD22-A114 ⁽⁶⁾	5		KV
	Charged Device Model, JESD22-C101 ⁽⁶⁾	2		
Θ_{JA}	Junction-to-Ambient Thermal Resistance ^(7,8)		80	$^\circ\text{C}/\text{W}$
Θ_{JC}	Junction-to-Case Thermal Resistance ^(7,9)		19	$^\circ\text{C}/\text{W}$
Θ_{JT}	Junction-to-Top Thermal Resistance ^(7,10)		33.7	$^\circ\text{C}/\text{W}$

Notes:

- Repetitive rating: pulse width limited by maximum junction temperature.
- $L=30\text{mH}$, starting $T_J=25^\circ\text{C}$.
- Meets JEDEC standards JESD 22-A114 and JESD 22-C101.
- All items are tested with the standards JESD 51-2 and JESD 51-10.
- Θ_{JA} free-standing, with no heat-sink, under natural convection.
- Θ_{JC} junction-to-lead thermal characteristics under Θ_{JA} test condition. T_C is measured on the source #7 pin closed to plastic interface for Θ_{JA} thermo-couple mounted on soldering.
- Θ_{JT} junction-to-top of thermal characteristic under Θ_{JA} test condition. T_t is measured on top of package. Thermo-couple is mounted in epoxy glue.

Electrical CharacteristicsT_A = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units	
SenseFET Section							
BV _{DSS}	Drain-Source Breakdown Voltage	V _{CC} = 0V, I _D = 250μA	650			V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650V, V _{GS} = 0V			250	μA	
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} = 10V, V _{GS} = 0V, T _C = 25°C		7.3	10.0	Ω	
C _{ISS}	Input Capacitance	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		135		pF	
C _{OSS}	Output Capacitance	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		21		pF	
C _{RSS}	Reverse Transfer Capacitance	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		3.2		pF	
t _{d(ON)}	Turn-On Delay	V _{DD} = 350V, I _D = 1A		10		ns	
t _r	Rise Time	V _{DD} = 350V, I _D = 1A		13.4		ns	
t _{d(OFF)}	Turn-Off Delay	V _{DD} = 350V, I _D = 1A		14.9		ns	
t _f	Fall Time	V _{DD} = 350V, I _D = 1A		36.8		ns	
Control Section							
f _{OSC}	Switching Frequency	V _{DS} = 650V, V _{GS} = 0V	45.5	50.0	54.5	KHz	
Δf _{OSC}	Switching Frequency Variation	V _{GS} = 10V, V _{GS} = 0V, T _C = 125°C		±5	±10	%	
f _{FM}	Frequency Modulation			±3		KHz	
D _{MAX}	Maximum Duty Cycle	V _{FB} = 4V	71	77	83	%	
D _{MIN}	Minimum Duty Cycle	V _{FB} = 0V	0	0	0	%	
V _{START}	UVLO Threshold Voltage		11	12	13	V	
V _{STOP}		After Turn-On	7	8	9	V	
I _{FB}	Feedback Source Current	V _{FB} = 0V	320	400	480	μA	
t _{S/S}	Internal Soft-Start Time	V _{FB} = 4V	15	20	25	ms	
Burst Mode Section							
V _{BURH}	Burst Mode Voltage	T _J = 25°C	0.48	0.60	0.72	V	
V _{BURL}			0.32	0.45	0.58	V	
V _{BUR(HYS)}				150		mV	
Protection Section							
I _{LIM}	Peak Current Limit	T _J = 25°C, di/dt = 300mA/μs	1.06	1.20	1.34	A	
t _{CLD}	Current Limit Delay Time ⁽¹¹⁾		200			ns	
V _{SD}	Shutdown Feedback Voltage	V _{CC} = 15V	5.5	6.0	6.5	V	
I _{DELAY}	Shutdown Delay Current	V _{FB} = 5V	3.5	5.0	6.5	μA	
V _{OVP}	Over-Voltage Protection Threshold	V _{FB} = 2V	22.5	24.0	25.5	V	
t _{OSP}	Output-Short Protection ⁽¹¹⁾	Threshold Time		1.00	1.35	μs	
V _{OSP}		Threshold Feedback Voltage	T _J = 25°C OSP Triggered When t _{ON} < t _{OSP} , V _{FB} > V _{OSP} and Lasts Longer than t _{OSP_FB}	1.44	1.60		V
t _{OSP_FB}		Feedback Blanking Time		2.0	2.5		μs
V _{AOCP}	AOCP Voltage ⁽¹¹⁾	T _J = 25°C	0.85	1.00	1.15	V	
TSD	Thermal Shutdown ⁽¹¹⁾	Shutdown Temperature	125	137	150	°C	
HYS _{TSD}		Hysteresis			60		°C
t _{LEB}	Leading-Edge Blanking Time ⁽¹¹⁾		300			ns	

Continued on the following page...

Electrical Characteristics (Continued)

T_A = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
Total Device Section						
I _{OP1}	Operating Supply Current ⁽¹¹⁾ (While Switching)	V _{CC} = 14V, V _{FB} > V _{BURH}		2.5	3.5	mA
I _{OP2}	Operating Supply Current (Control Part Only)	V _{CC} = 14V, V _{FB} < V _{BURL}		1.8	2.5	mA
I _{CH}	Startup Charging Current	V _{CC} = 0V	0.9	1.1	1.3	mA
V _{STR}	Minimum V _{STR} Supply Voltage	V _{CC} = V _{FB} = 0V, V _{STR} Increase	35			V

Note:

11. Though guaranteed by design, it is not 100% tested in production.

Typical Performance Characteristics

These characteristic graphs are normalized at $T_A=25$.




Figure 4. Operating Frequency vs. Temperature




Figure 5. Maximum Duty Cycle vs. Temperature




Figure 6. Operating Supply Current vs. Temperature




Figure 7. Start Threshold Voltage vs. Temperature




Figure 8. Stop Threshold Voltage vs. Temperature




Figure 9. Feedback Source Current vs. Temperature

Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at $T_A=25$.




Figure 10. Startup Charging Current vs. Temperature




Figure 11. Peak Current Limit vs. Temperature




Figure 12. Burst Operating Supply Current vs. Temperature




Figure 13. Over-Voltage Protection vs. Temperature




Figure 17. Auto-Restart Protection Waveforms

Overload Protection (OLP)

Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the overload protection (OLP) circuit can be activated during the load transition or startup. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation.

In conjunction with the I_{PK} current limit pin (if used), the current-mode feedback path limits the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (V_O) decreases below its rating voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.4V, the feedback input diode is blocked and the 5 μ A current source (I_{DELAY}) starts to charge C_{FB} slowly up to V_{CC} . In this condition, V_{FB} increases until it reaches 6V, when the switching operation is terminated, as shown in Figure 18. The shutdown delay is the time required to charge C_{FB} from 2.4V to 6V with 5 μ A current source.




Figure 18. Overload Protection (OLP)

Abnormal Over-Current Protection (AOC)

When the secondary rectifier diodes or the transformer pin are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Even though the FPS has OLP (Overload Protection), it is not enough to protect the FPS in that abnormal case, since severe current stress is imposed on the SenseFET until OLP triggers. The FPS includes the internal AOC (Abnormal Over-Current Protection) circuit shown in Figure 19. When the gate turn-on signal is applied to the power SenseFET, the AOC block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOC level. If the sensing resistor voltage is greater than the AOC level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.




Figure 19. Abnormal Over-Current Protection

Thermal Shutdown (TSD)

The SenseFET and the control IC are integrated, making it easier to detect the temperature of the SenseFET. When the temperature exceeds approximately 137°C, thermal shutdown is activated.

Over-Voltage Protection (OVP)

In the event of a malfunction in the secondary-side feedback circuit or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero. Then, V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an over-voltage protection (OVP) circuit is employed. In general, V_{CC} is proportional to the output voltage and the FPS uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24V, OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24V.

Output-Short Protection (OSP)

If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Such a steep current brings high-voltage stress on the drain of SenseFET when turned off. To protect the device from such an abnormal condition, OSP detects V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 1.6V and the SenseFET turn-on time is lower than 1.0 μ s, the FPS recognizes this condition as an abnormal error and shuts down PWM switching until V_{CC} reaches V_{START} again. An abnormal condition output is shown in Figure 20.




Figure 20. Output Short Waveforms (OSP)

Soft-Start

The FPS has an internal soft-start circuit that slowly increases the feedback voltage, together with the SenseFET current, after it starts. The typical soft-start time is 20ms, as shown in Figure 21, where progressive increments of the SenseFET current are allowed during the startup phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. Soft-start helps to prevent transformer saturation and reduce the stress on the secondary diode.




Figure 21. Internal Soft-Start

Burst Operation

To minimize power dissipation in standby mode, the FPS enters burst mode. As the load decreases, the feedback voltage decreases. As shown in Figure 22, the device automatically enters burst mode when the feedback voltage drops below V_{BURH} . Switching

continues, but the current limit is fixed internally to minimize flux density in the transformer. The fixed current limit is larger than that defined by $V_{FB} = V_{BURH}$ and, therefore, V_{FB} is driven down further. Switching continues until the feedback voltage drops below V_{BURL} . At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} , switching resumes. The feedback voltage then falls and the process repeats. Burst mode alternately enables and disables switching of the SenseFET and reduces switching loss in standby mode.




Figure 22. Burst-Mode Operation

Adjusting Peak Current Limit

As shown in Figure 23, a combined 6k Ω internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of R_x on the current limit pin forms a parallel resistance with the 6k Ω when the internal diodes are biased by the main current source of 400 μ A. For example, FSL116LR has a typical SenseFET peak current limit (I_{LIM}) of 1.2A. I_{LIM} can be adjusted to 0.8A by inserting R_x between the I_{PK} pin and the ground. The value of the R_x can be estimated by the following equations:

$$1.2A : 0.8A = 6k\Omega : Xk\Omega \quad (1)$$

$$X = R_x \parallel 6k\Omega \quad (2)$$

where X is the resistance of the parallel network.







Figure 23. Peak Current Limit Adjustment



TOP VIEW



FRONT VIEW



SIDE VIEW

NOTES:

- A. CONFORMS TO JEDEC MS-001, VARIATION BA
- B. ALL DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-2009
- E. DRAWING FILENAME: MKT-N08Frev3



ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative