

Data Sheet April 2000 File Number 2915.5

100MHz, Low Noise, Precision Operational Amplifier

The HA-5221 is a single high performance dielectrically isolated, op amp, featuring precision DC characteristics while providing excellent AC characteristics. Designed for audio, video, and other demanding applications, noise (3.4nV/ $\sqrt{\text{Hz}}$ at 1kHz), total harmonic distortion (<0.005%), and DC errors are kept to a minimum.

The precision performance is shown by low offset voltage (0.3mV), low bias currents (40nA), low offset currents (15nA), and high open loop gain (128dB). The combination of these excellent DC characteristics with the fast settling time (0.4 μ s) makes the HA-5221 ideally suited for precision signal conditioning.

The unique design of the HA-5221 gives it outstanding AC characteristics not normally associated with precision op amps, high unity gain bandwidth (35MHz) and high slew rate (25V/ μ s). Other key specifications include high CMRR (95dB) and high PSRR (100dB). The combination of these specifications will allow the HA-5221 to be used in RF signal conditioning as well as video amplifiers.

For MIL-STD-883C compliant product and Ceramic LCC packaging, consult the HA-5221/883C data sheet. (Intersil AnswerFAX (321-724-7800) Document #3716.)

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HA7-5221-5	0 to 75	8 Ld CERDIP	F8.3A
HA9P5221-5 (H52215)	0 to 75	8 Ld SOIC	M8.15

Features


Gain Bandwidth Product
• Unity Gain Bandwidth35MHz
• Slew Rate
• Low Offset Voltage
High Open Loop Gain
• Low Noise Voltage at 1kHz 3.4nV/ $\sqrt{\text{Hz}}$
High Output Current
Low Supply Current

Applications

- · Precision Test Systems
- · Active Filtering
- Small Signal Video
- · Accurate Signal Processing
- · RF Signal Conditioning

Pinout

HA-5221 (CERDIP, SOIC) TOP VIEW



Absolute Maximum Ratings

Operating Conditions

Temperature Range	
HA-5221-5	0°C to 75°C

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (°C/W)	θ_{JC} (oC/W)
CERDIP Package	135	50
SOIC Package		N/A
Maximum Junction Temperature (Hermetic F	Package)	175 ^o C
Maximum Junction Temperature (Plastic P	ackage)	150°C
Maximum Storage Temperature Range	65	OC to 150°C
Maximum Lead Temperature (Soldering 10	Os)	300°C
(SOIC - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Input is protected by back-to-back zener diodes. See applications section.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $V_{SUPPLY} = \pm 15V$, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS		'		-		
Input Offset Voltage		25	-	0.30	0.75	mV
		Full	-	0.35	1.5	mV
Average Offset Voltage Drift		Full	-	0.5	-	μV/ ^o C
Input Bias Current		25	-	40	100	nA
		Full	-	70	200	nA
Input Offset Current		25	-	15	100	nA
		Full	-	30	150	nA
Input Offset Voltage Match		25	-	400	750	μV
		Full	-	-	1500	μV
Common Mode Range		25	±12	-	-	V
Differential Input Resistance		25	-	70	-	kΩ
Input Noise Voltage	f = 0.1Hz to 10Hz	25	-	0.25	-	μV _{P-P}
Input Noise Voltage Density (Notes 3, 11)	f = 10Hz	25	-	6.2	10	nV/√ Hz
	f = 100Hz	25	-	3.6	6	nV/√ Hz
	f = 1000Hz	25	-	3.4	4.0	nV/√ Hz
Input Noise Current Density (Notes 3, 11)	f = 10Hz	25	-	4.7	8.0	pA/√ Hz
	f = 100Hz	25	-	1.8	2.8	pA/√ Hz
	f = 1000Hz	25	-	0.97	1.8	pA/√ Hz
THD+N	Note 4	25	-	<0.005	-	%
TRANSFER CHARACTERISTICS	1	1		1		
Large Signal Voltage Gain	Note 5	25	106	128	-	dB
		Full	100	120	-	dB
CMRR	V _{CM} = ±10V	Full	86	95	-	dB
Unity Gain Bandwidth	-3dB	25	-	35	-	MHz

Electrical Specifications $V_{SUPPLY} = \pm 15V$, Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
Gain Bandwidth Product	1kHz to 400kHz	25	-	100	-	MHz
Minimum Stable Gain		Full	1	-	-	V/V
OUTPUT CHARACTERISTICS	1					
Output Voltage Swing	R _L = 333Ω	Full	±10	-	-	V
	$R_L = 1k\Omega$	25	±12	±12.5	-	V
	$R_L = 1k\Omega$	Full	±11.5	±12.1	-	V
Output Current	V _{OUT} = ±10V	Full	±30	±56	-	mA
Output Resistance		25	-	10	-	Ω
Full Power Bandwidth	Note 6	25	239	398	-	kHz
TRANSIENT RESPONSE (Note 11)					
Slew Rate	Notes 7, 11	Full	15	25	-	V/μs
Rise Time	Notes 8, 11	Full	-	13	20	ns
Overshoot	Notes 8, 11	Full	-	28	50	%
Settling Time (Notes 9, 10)	0.1%	25	-	0.4	-	μs
	0.01%	25	-	1.5	-	μs
POWER SUPPLY	,	'		1	- 1	
PSRR	$V_S = \pm 10V$ to $\pm 20V$	Full	86	100	-	dB
Supply Current		Full	-	8	11	mA

NOTES:

- 3. Refer to typical performance curve in data sheet.
- 4. A_{VCL} = 10, f_{O} = 1kHz, V_{O} = 5 V_{RMS} , R_{L} = 600 Ω , 10Hz to 100kHz, minimum resolution of test equipment is 0.005%.
- 5. V_{OUT} = 0 to ±10V, R_L = 1k Ω , C_L = 50pF.
- 6. Full Power Bandwidth is calculated by: FPBW = $\frac{\text{Slew Rate}}{2\pi V_{\text{PEAK}}}$, $V_{\text{PEAK}} = 10V$.
- 7. $V_{OUT} = \pm 2.5V$, $R_L = 1k\Omega$, $C_L = 50pF$.
- 8. $V_{OUT} = \pm 100 \text{mV}$, $R_L = 1 \text{k}\Omega$, $C_L = 50 \text{pF}$.
- 9. Settling time is specified for a 10V step and $A_V = -1$.
- 10. See Test Circuits.
- 11. Guaranteed by characterization.

Test Circuits and Waveforms






FIGURE 1. TRANSIENT RESPONSE TEST CIRCUIT

Test Circuits and Waveforms (Continued)




V_{OUT} = 2.5V Vertical Scale = 2V/Div., Horizontal Scale = 200ns/Div.



 $V_{OUT} = \pm 100 \text{mV}$ Vertical Scale = 100 mV/Div., Horizontal Scale = 200 ns/Div.

FIGURE 2. LARGE SIGNAL RESPONSE

FIGURE 3. SMALL SIGNAL RESPONSE



NOTES:

- 12. $A_V = -1$.
- 13. Feedback and summing resistors must be matched (0.1%).
- 14. HP5082-2810 clipping diodes recommended.
- 15. Tektronix P6201 FET probe used at settling point.

FIGURE 4. SETTLING TIME TEST CIRCUIT


Application Information

Operation at Various Supply Voltages

The HA-5221 operates over a wide range of supply voltages with little variation in performance. The supplies may be varied from ± 5 V to ± 15 V. See typical performance curves for variations in supply current, slew rate and output voltage swing.

Offset Adjustment

The following diagram shows the offset voltage adjustment configuration for the HA-5221. By moving the potentiometer wiper towards pin 8 (+BAL), the op amps output voltage will increase; towards pin 1 (-BAL) decreases the output voltage. A $20k\Omega$ trim pot will allow an offset voltage adjustment of about 10mV.



Capacitive Loading Considerations

When driving capacitive loads >80pF, a small resistor, 50Ω to 100Ω , should be connected in series with the output and inside the feedback loop.

Saturation Recovery

When an op amp is over driven, output devices can saturate and sometimes take a long time to recover. By clamping the input, output saturation can be avoided. If output saturation can not be avoided, the maximum recovery time when overdriven into the positive rail is 10.6µs. When driven into the negative rail the maximum recovery time is 3.8µs.

Input Protection

The HA-5221 has built in back-to-back protection diodes which limit the maximum allowable differential input voltage to approximately 5V. If the HA-5221 is used in circuits where the maximum differential voltage may be exceeded, then current limiting resistors must be used. The input current should be limited to a maximum of 10mA.

Typical Performance Curves $V_S = \pm 15V$, $T_A = 25$ °C




FIGURE 5. OPEN LOOP GAIN AND PHASE vs FREQUENCY





FIGURE 7. CLOSED LOOP GAIN vs FREQUENCY



PC Board Layout Guidelines

When designing with the HA-5221, good high frequency (RF) techniques should be used when building a PC board. Use of ground plane is recommended. Power supply decoupling is very important. A $0.01\mu F$ to $0.1\mu F$ high quality ceramic capacitor at each power supply pin with a $2.2\mu F$ to $10\mu F$ tantalum close by will provide excellent decoupling. Chip capacitors produce the best results due to ease of placement next to the op amp and basically no lead inductance. If leaded capacitors are used, the leads should be kept as short as possible to minimize lead inductance.




FIGURE 6. CLOSED LOOP GAIN vs FREQUENCY




FIGURE 8. VARIOUS CLOSED LOOP GAINS vs FREQUENCY




FIGURE 9. CMRR vs FREQUENCY




FIGURE 11. OPEN LOOP GAIN vs TEMPERATURE




FIGURE 13. BIAS CURRENT vs TEMPERATURE (4 REPRESENTATIVE UNITS)




FIGURE 10. PSRR vs FREQUENCY




FIGURE 12. OFFSET VOLTAGE vs TEMPERATURE (4 REPRESENTATIVE UNITS)




FIGURE 14. OUTPUT VOLTAGE SWING vs TEMPERATURE




FIGURE 15. SLEW RATE vs TEMPERATURE




FIGURE 17. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 19. OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE




FIGURE 16. OFFSET VOLTAGE WARM-UP DRIFT (CERDIP PACKAGES)




FIGURE 18. SLEW RATE vs SUPPLY VOLTAGE




FIGURE 20. NOISE CHARACTERISTICS




FIGURE 21. OFFSET CURRENT vs TEMPERATURE (4 REPRESENTATIVE UNITS)





FIGURE 23. BANDWIDTH AND PHASE MARGIN vs LOAD CAPACITANCE



Vertical Scale = 1mV/Div.; Horizontal Scale = 1s/Div. $A_V = +25,000$; $E_N = 0.168\mu V_{P-P}$ RTI

FIGURE 25. 0.1Hz TO 10Hz NOISE




FIGURE 22. CMRR AND PSRR vs TEMPERATURE






FIGURE 24. SHORT CIRCUIT OUTPUT CURRENT vs TIME



Vertical Scale = 10mV/Div.; Horizontal Scale = 1s/Div. $A_V = +25,000; \, E_N = 1.5 \mu V_{P-P} \, RTI$

FIGURE 26. 0.1Hz TO 1MHz






FIGURE 27. OUTPUT VOLTAGE SWING vs FREQUENCY

FIGURE 28. OUTPUT VOLTAGE SWING vs LOAD RESISTANCE




FIGURE 29. SUPPLY CURRENT vs TEMPERATURE

Die Characteristics

DIE DIMENSIONS:

72 mils x 94 mils 1840μm x 2400μm

METALLIZATION:

Type: Al, 1% Cu Thickness: 16kÅ ±2kÅ

PASSIVATION:

Type: Nitride (Si $_3$ N $_4$) over Silox (SiO $_2$, 5% Phos.) Silox Thickness: 12kÅ \pm 2kÅ Nitride Thickness: 3.5kÅ \pm 1.5kÅ

Metallization Mask Layout

SUBSTRATE POTENTIAL (POWERED UP):

V-


TRANSISTOR COUNT:

62


PROCESS:

Bipolar Dielectric Isolation

HA-5221



Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH

F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A) 8 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.405	-	10.29	5
Е	0.220	0.310	5.59	7.87	5
е	0.100 BSC		2.54	-	
eA	0.300	BSC	7.62 BSC		-
eA/2	0.150	BSC	3.81	BSC	-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105 ⁰	90°	105 ⁰	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
N	8	3	8		8

Rev. 0 4/94

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8	3	8		7
α	0°	8 ⁰	0°	8 ⁰	-

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111

FAX: (32) 2.724.2111

ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029