

HCS195MS

Radiation Hardened Inverting 8-Bit Parallel-Input/Serial Output Shift Register

September 1995

Features

- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm²/mg
- Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10¹² RAD (Si)/s
- Dose Rate Upset >10¹⁰ RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
 - VIL = 0.3 VCC Max
 - VIH = 0.7 VCC Min
- Input Current Levels Ii ≤ 5µA at VOL, VOH

Description


The Intersil HCS195MS is a Radiation Hardened 8-Bit Parallel-In/Serial-Out Shift Register with complementary serial outputs and an asynchronous parallel load input.

The HCS195MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCS195MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

Pinouts

16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C



16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F16, LEAD FINISH C TOP VIEW



Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCS195DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCS195KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCS195D/Sample	+25°C	Sample	16 Lead SBDIP
HCS195K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCS195HMSR	+25°C	Die	Die

Functional Diagram CL TG DP PL DP PL DP PL DP PL Ν DS Q DS DS Q DS Q MR MR MR MR TG Q3 Q0

TRUTH TABLE

	INPUTS					OUTPUTS				
MR	СР	PE	J	ĸ	Dn	Q0	Q1	Q2	Q3	Q3
L	Х	Х	Х	Х	Х	L	L	L	L	Н
Н		h	h	h	Х	Н	q0	ql	q2	q3
Н		h	I	I	Х	L	q0	ql	q2	q3
Н		h	h	I	Х	q0	q0	ql	q2	q3
Н		h	I	h	Х	q0	q0	ql	q2	q3
Н		1	Х	Х	dn	d0	dl	d2	d3	d3

Dn or Qn = referenced input (or output) one set-up time prior to clock

I or h = level one set-up time prior to clock

= positive clock

Absolute Maximum Ratings

Reliability Information

_	-
Supply Voltage (VCC)0.5V to +7.0V	Thermal Resistance
Input Voltage Range, All Inputs0.5V to VCC +0.5V	SBDIP Package
DC Input Current, Any One Input±10mA	Ceramic Flatpack Package
DC Drain Current, Any One Output±25mA	Maximum Package Power Dissipa
(All Voltage Reference to the VSS Terminal)	SBDIP Package
Storage Temperature Range (TSTG)65°C to +150°C	Ceramic Flatpack Package
Lead Temperature (Soldering 10sec) +265°C	If device power exceeds package
Junction Temperature (TJ) +175°C	sinking or derate linearly at the fo
ESD Classification	SBDIP Package
(All voltage reference to VSS)	Ceramic Flatpack Package

73°C/W

24°C/W

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

Operating Conditions

Supply Voltage (VCC)	Input Low Voltage (VIL)
Input Rise and Fall Times at VCC = 4.5V (TR, TF) 10ns Max	Input High Voltage (VIH) VCC to 70% of VCC
Operating Temperature Range (T _A)55°C to +125°C	

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)	GROUP A SUB-		LIMITS			
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS	
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μА	
		VIIV = VGC OI GIVD	2, 3	+125°C, -55°C	-	750	μА	
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V,	1	+25°C	4.8	-	mA	
(Ollik)		(Note 2)	OUT = 0.4V, VIL = 0V, Note 2) 2, 3 +125°C, -58 CC = 4.5V, VIH = 4.5V, OUT = VCC -0.4V,		4.0	-	mA	
Output Current (Source)	IOH	VCC = 4.5V, VIH = 4.5V,	1	+25°C	-4.8	-	mA	
(Gource)		VIL = 0V, (Note 2)	OUT = VCC -0.4V, IL = 0V, (Note 2) 2, 3 +125°C, -55°C -4 ICC = 4.5V, VIH = 3.15V, 1, 2, 3 +25°C, +125°C, -55°C		-4.0	-	mA	
Output Voltage Low	VOL	VCC = 4.5V, VIH = 3.15V, IOL = 50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	٧	
		VCC = 5.5V, VIH = 3.85V, IOL = 50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V	
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, IOH = -50μA, VIL = 1.35V	/CC = 4.5V, VIH = 3.15V, 1, 2, 3 +25°C, +125°C,		VCC -0.1	-	V	
		VCC = 5.5V, VIH = 3.85V, IOH = -50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V	
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μА	
Current		GND	2, 3	+125°C, -55°C	-	±5.0	μА	
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 3)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-	

NOTES:

- 1. All voltages reference to device GND.
- 2. Force/measure functions may be interchanged.
- 3. For functional tests $VO \ge 4.0V$ is recognized as a logic "1", and $VO \le 0.5V$ is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTEC 4. 2)	GROUP		LIM	IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPHL1	VCC = 4.5V, VIH = 4.5V	9	+25°C	2	31	ns
(CP - Qn)		VIL = 0	10, 11	+125°C, -55°C	2	37	ns
Propagation Delay	TPLH1	VCC = 4.5V, VIH = 4.5V	9	+25°C	2	34	ns
(CP - Qn)		VIL = 0	10, 11	+125°C, -55°C	2	42	ns
Propagation Delay	TPHL2	VCC = 4.5V, VIH = 4.5V	9	+25°C	2	32	ns
(MR - Q0-3)		VIL = 0	10, 11	+125°C, -55°C	2	39	ns
Propagation Delay	TPLH2	VCC = 4.5V, VIH = 4.5V	9	+25°C	2	32	ns
(MR - Q3)		VIL = 0	10, 11	+125°C, -55°C	2	39	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)		LIMITS		
PARAMETER SYMBOL CONDITIONS		TEMPERATURE	MIN	MAX	UNITS	
Capacitance Power	CPD	VCC = 5.0V, VIH = 5.0V, VIL = 0.0V,	+25°C	-	90	pF
Dissipation		f = 1MHz	+125°C, -55°C	-	120	pF
Input Capacitance	CIN	VCC = 5.0V, VIH = 5.0V, VIL = 0.0V,	+25°C	-	10	pF
		f = 1MHz	+125°C, -55°C	-	10	pF
Output Capacitance	COUT	VCC = 5.0V, VIH = 5.0V, VIL = 0.0V,	+25°C	-	20	pF
f = 1MHz		f = 1MHz	+125°C, -55°C	-	20	pF
Pulse Width Time	TW	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	+25°C	16	-	ns
(CP or MR)			+125°C, -55°C	24	-	ns
Setup Time	TSU	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	+25°C	20	-	ns
		[+125°C, -55°C	20	-	ns
Hold Time	TH	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	+25°C	3	-	ns
		[+125°C, -55°C	3	-	ns
MR to CP Removal	TREM	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	+25°C	16	-	ns
Time		[+125°C, -55°C	24	-	ns
Recovery Time	TREC	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	+25°C	20	-	ns
PL to CP		[+125°C, -55°C	30	-	ns
Maximum Clock	FMAX	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	+25°C	30	-	MHz
Frequency			+125°C, -55°C	20	-	MHz
Output Transition Time	TTHL	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	+25°C	1	15	ns
	TTLH		+125°C, -55°C	1	22	ns

NOTE:

^{1.} The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 4. 2)		200K RAD LIMITS			
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	MAX	UNITS	
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA	
Output Current (Sink)	IOL	VCC = VIH = 4.5V, VOUT = 0.4V, VIL = 0	+25°C	4.0	-	mA	
Output Current (Source)	IOH	VCC = VIH = 4.5V, VOUT = VCC - 0.4V, VIL = 0	+25°C	-4.0	-	mA	
Output Voltage Low	VOL	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOL = 50μA	+25°C	-	0.1	٧	
Output Voltage High	VOH	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOH = -50μA	+25°C	VCC -0.1	-	٧	
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μА	
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 3)	+25°C	-	-	-	
Propagation Delay (CP - Qn)	TPHL1	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	37	ns	
Propagation Delay (CP - Qn)	TPLH1	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	42	ns	
Propagation Delay (MR - Q0-3)	TPHL2	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	39	ns	
Propagation Delay (MR - Q3)	TPLH2	VCC = 4.5V, VIH = 4.5V, VIL = 0V	+25°C	2	39	ns	

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.
- 3. For functional tests $VO \ge 4.0V$ is recognized as a logic "1", and $VO \le 0.5V$ is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANC	E GROUPS	METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postburn-	ln)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Postburn-	-In)	100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postburr	Interim Test III (Postburn-In)		1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Group B Subgroup B-5		1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11, (Note 2)
Subgroup B-6		Sample/5005	1, 7, 9	
Group D	•	Sample/5005	1, 7, 9	

NOTES:

- 1. Alternate Group A testing in accordance with method 5005 of MIL-STD-883 may be exercised.
- 2. Table 5 parameters only.

TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TE	ST	READ AND RECORD		
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD	
Group E Subgroup 2	5005	1, 7, 9	Table 4	1,9	Table 4 (Note 1)	

NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCIL	LATOR				
OPEN	GROUND	1/2 VCC = 3V ± 0.5V	VCC = 6V \pm 0.5V	50kHz	25kHz				
STATIC BURN-IN I TE	STATIC BURN-IN I TEST CONNECTIONS (Note 1)								
11 - 15	1 - 10	-	16	-	-				
STATIC BURN-IN II T	EST CONNECTIONS (Note 1)							
11 - 15	8	-	1 - 7, 9 - 10, 16	-	-				
DYNAMIC BURN-IN T	DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)								
-	8, 9	1 - 3, 16	11 - 15	10	4 - 7				

NOTES:

- 1. Each pin except VCC and GND will have a resistor of $10k\Omega\pm5\%$ for static burn-in
- 2. Each pin except VCC and GND will have a resistor of 1k $\!\Omega\pm5\%$ for dynamic burn-in

TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	$VCC = 5V \pm 0.5V$
11 - 15	8	1 - 7, 9 - 10, 16

NOTE: Each pin except VCC and GND will have a resistor of 47K Ω \pm 5% for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

HCS195MS

Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min., $+125^{\circ}$ C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009

Sample - Group A, Method 5005 (Note 4)

100% Data Package Generation (Note 5)

NOTES:


- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
 - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
 - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
 - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
 - X-Ray report and film. Includes penetrometer measurements.
 - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
 - Lot Serial Number Sheet (Good units serial number and lot number).
 - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
 - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com


AC Timing Diagram




AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

AC Load Circuit




Pulse Width, Setup, Hold Timing Diagram | Load Circuit Positive Edge Trigger



TH = Hold Time TSU = Setup Time TW = Pulse Width

AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V



Die Characteristics

DIE DIMENSIONS:

95 x 94 mils 2.380 x 2.410mm

METALLIZATION:

Type: AISi

Metal Thickness: 11kÅ ± 1kÅ

GLASSIVATION:

Type: SiO₂

Thickness: 13kÅ ± 2.6kÅ


WORST CASE CURRENT DENSITY:

 $<2.0 \times 10^5 \text{A/cm}^2$

BOND PAD SIZE:

100μm x 100μm 4 x 4 mils

Metallization Mask Layout



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCS195 is TA14387A.