

# HCTS393MS

# Radiation Hardened **Dual 4-Stage Binary Counter**

August 1995

#### **Features**

- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
  - Standard Outputs: 10 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- LSTTL Input Compatibility
  - VIL = 0.8V Max
  - VIH = VCC/2 Min
- Input Current Levels Ii  $\leq 5\mu A$  at VOL, VOH

# Description


The Intersil HCTS393MS is a Radiation Hardened 4-stage riple-carry binary counter. All counter stages are masterslave flip-flop. The state of the stage advances one count on the negative transition of each clock pulse. A high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered.

The HCTS393MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCTS393MS is supplied in a 14 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

#### **Pinouts**

14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14 TOP VIEW



14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP3-F14 TOP VIEW



# **Ordering Information**

PART NUMBER	R TEMPERATURE RANGE SCREENING		PACKAGE
HCTS393DMSR	-55°C to +125°C Intersil Class S Equivalent		14 Lead SBDIP
HCTS393KMSR	-55°C to +125°C Intersil Class S Equivalent		14 Lead Ceramic Flatpack
HCTS393D/Sample	+25°C	Sample	14 Lead SBDIP
HCTS393K/Sample	+25°C	Sample	14 Lead Ceramic Flatpack
HCTS393HMSR	+25°C	Die	Die

# Functional Diagram 1(13) $\overline{\phi}$ $\overline{\mathbf{Q}}$ $\overline{\mathbf{Q}}$ $\overline{\mathbf{Q}}$ $\overline{\mathbf{Q}}$ CP o $\overline{\mathbf{R}}$ $\overline{\textbf{R}}$ $\overline{\mathbf{R}}$ $\overline{\mathbf{R}}$ 2(12) MR o 4(10) 5(9)

## TRUTH TABLE

CP	OUTPUTS				
COUNT	Q0	Q1	Q2	Q3	
0	L	L	L	L	
1	Н	L	L	L	
2	L	Н	L	L	
3	Н	Н	L	L	
4	L	L	Н	L	
5	Н	L	Н	L	
6	L	Н	Н	L	
7	Н	Н	Н	L	
8	L	L	L	Н	
9	Н	L	L	Н	
10	L	Н	L	Н	
11	Н	Н	L	Н	
12	L	L	Н	Н	
13	Н	L	Н	Н	
14	L	Н	Н	Н	
15	Н	Н	Н	Н	

## TRUTH TABLE

СP	MR	OUTPUT
	L	No Change
_	L	Count
Х	H	LLLL

H = High Lvel

L = Low Logic Level

X = Immaterial

\_\_\_ = Low-to-High

= High-to-Low

## **Absolute Maximum Ratings**

# Supply Voltage (VCC)....-0.5V to +7.0V Input Voltage Range, All Inputs . . . . . . . . -0.5V to VCC +0.5V

DC Input Current, Any One Input .....±10mA DC Drain Current, Any One Output.....±25mA

(All Voltage Reference to the VSS Terminal)

Storage Temperature Range (TSTG).....-65°C to +150°C Lead Temperature (Soldering 10sec) . . . . . . . . . +265°C Junction Temperature (TJ) . . . . . . . . . . . . +175°C 

## **Reliability Information**

Thermal Resistance 74°C/W 24°C/W SBDIP Package..... Maximum Package Power Dissipation at +125°C Ambient

SBDIP Package......0.68W Ceramic Flatpack Package . . . . . . . . . . . . . . . . . 0.43W

If device power exceeds package dissipation capability, provide heat sinking or derate linearly at the following rate:

SBDIP Package......13.5mW/°C 

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

#### **Operating Conditions**

Supply Voltage +	4.5V to +5.5V
Input Rise and Fall Times at 4.5V VCC (tr, tf)	500ns Max
Operating Temperature Range (T <sub>A</sub> )55	°C to +125°C

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

	(NOTE 1) GROUP		LIMITS				
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μΑ
		VIIN = VCC OI GIND	2, 3	+125°C, -55°C	-	750	μΑ
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
(Sirik)		VOOT = 0.4V, VIL = 0V	2, 3	+125°C, -55°C	4.0	-	mA
Output Current (Source)	ЮН	VCC = 4.5V, VIH = 4.5V,	1	+25°C	-4.8	-	mA
(Source)		VOUT = VCC - 0.4V, VIL = 0V	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 2.25V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 2.75V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 2.25V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 2.75V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μΑ
Current		GIND	2, 3	+125°C, -55°C	-	±5.0	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. For functional tests, VO ≥ 4.0V is recognized as a logic "1", and VO ≤ 0.5V is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

	(NOTES 1, 2) GROUP  A SUB-			LIM	IITS		
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
CPn to Q0	TPHL TPLH	VCC = 4.5V	9	+25°C	2	29	ns
	''		10, 11	+125°C, -55°C	2	34	ns
CPn to Q1	TPHL TPLH	VCC = 4.5V	9	+25°C	2	36	ns
	'' ''		10, 11	+125°C, -55°C	2	43	ns
CPn to Q2	TPHL TPLH	VCC = 4.5V	9	+25°C	2	43	ns
	11 211		10, 11	+125°C, -55°C	2	52	ns
CPn to Q3	TPHL TPLH	VCC = 4.5V	9	+25°C	2	49	ns
I PLA	''		10, 11	+125°C, -55°C	2	59	ns
MR to Qn	TPHL	VCC = 4.5V	9	+25°C	2	30	ns
			10, 11	+125°C, -55°C	2	34	ns

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

**TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS** 

					LIM		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	39	pF
Dissipation			1	+125°C, -55°C	-	60	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C	-	10	pF
Output Transition	TTHL,	VCC = 4.5V	1	+25°C	-	15	ns
Time	TTLH		1	+125°C, -55°C	-	22	ns
Max Operating	FMAX	VCC = 4.5V	1	+25°C	-	27	MHz
Frequency			1	+125°C, -55°C	-	18	MHz
Pulse Width Clock	TW	VCC = 4.5V	1	+25°C	19	-	ns
	(CP)		1	+125°C, -55°C	29	-	ns
Pulse Width Reset	TW	VCC = 4.5V	1	+25°C	16	-	ns
(R)			1	+125°C, -55°C	24	-	ns
Recovery Time	TREC	VCC = 4.5V	1	+25°C	5	-	ns
Reset			1	+125°C, -55°C	5	-	ns

## NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

	(NOTES 1, 2)				RAD	
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	4.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V and 5.5V, VIH = VCC/2, VIL = 0.8V, IOL = 50μA	+25°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V and 5.5V, VIH = VCC/2, VIL = 0.8V, IOH = -50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, (Note 3)	+25°C	-	-	-
CPn to Q0	TPHL TPLH	VCC = 4.5V	+25°C	2	34	ns
CPn to Q1	TPHL TPLH	VCC = 4.5V	+25°C	2	43	ns
CPn to Q2	TPHL TPLH	VCC = 4.5V	+25°C	2	52	ns
CPn to Q3	TPHL TPLH	VCC = 4.5V	+25°C	2	59	ns
MR to Qn	TPHL	VCC = 4.5V	+25°C	2	34	ns

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
- 3. For functional tests  $VO \ge 4.0V$  is recognized as a logic "1", and  $VO \le 0.5V$  is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

#### **TABLE 6. APPLICABLE SUBGROUPS**

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postburn	-ln)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Postburi	n-ln)	100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postbui	n-In)	100%/5004	1, 7, 9	
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

#### NOTE:

1. Alternate group A inspection in accordance with Method 5005 of MIL-STD-883 may be exercised.

#### **TABLE 7. TOTAL DOSE IRRADIATION**

CONFORMANCE		TEST		READ AND	RECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

#### NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

#### TABEL 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILLATOR			
OPEN	GROUND	1/2 VCC = 3V ± 0.5V	$\text{VCC} = 6\text{V} \pm 0.5\text{V}$	50kHz	25kHz		
STATIC BURN-IN I TES	STATIC BURN-IN I TEST CONNECTIONS (Note 1)						
3 - 6, 8 - 11	1, 2, 7, 12, 13	-	14	-	-		
STATIC BURN-IN II TE	ST CONNECTIONS (Note	e 1)					
3 - 6, 8 - 11	7	-	1, 2, 12 - 14	-	-		
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)							
-	7	3 - 6, 8 - 11	14	1, 13	2, 12		

#### NOTES:

- 1. Each pin except VCC and GND will have a resistor of 10K $\!\Omega\pm5\%$  for static burn-in
- 2. Each pin except VCC and GND will have a resistor of 1K $\Omega \pm 5\%$  for dynamic burn-in

# TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	VCC = 5V ± 0.5V
3 - 6, 8 - 11	7	1, 2, 12 - 14

NOTE: Each pin except VCC and GND will have a resistor of  $47 \text{K}\Omega \pm 5\%$  for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

#### HCTS393MS

## Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009

Sample - Group A, Method 5005 (Note 4)

100% Data Package Generation (Note 5)

#### NOTES:

1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.

- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240

#### **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029

# **AC Timing Diagrams**




FIGURE 1. CLOCK PRE-REQUISITE AND PROPAGATION DE-LAY, AND OUTPUT-TRANSITION TIMES




FIGURE 2. MASTER RESET PRE-REQUISITE AND PROPAGATION DELAYS

#### **AC VOLTAGE LEVELS**





FIGURE 3. OUTPUT TRANSITION TIME

PARAMETER	нстѕ	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VIL	0	V
GND	0	V

# **AC Load Circuit**



# Die Characteristics

## **DIE DIMENSIONS:**

86 x 86 mils

#### **METALLIZATION:**

Type: AISi

Metal Thickness: 11kÅ ± 1kÅ

## **GLASSIVATION:**

Type: SiO<sub>2</sub>

Thickness: 13kÅ ± 2.6kÅ

## **WORST CASE CURRENT DENSITY:**


 $<2.0 \times 10^5 \text{A/cm}^2$ 

#### **BOND PAD SIZE:**

 $100\mu m\ x\ 100\mu m$  4 mils x 4 mils

# Metallization Mask Layout

#### HCTS393MS



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCTS393 is TA14490A.