

# HCTS85MS

# Radiation Hardened 4-Bit Magnitude Comparator

September 1995

#### Features

- 3 Micron Radiation Hardened SOS CMOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
  - -Standard Outputs: 10 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- LSTTL Input Compatibility
  - -VIL = 0.8V Max
  - -VIH = VCC/2 Min
- Input Current Levels Ii ≤ 5µA at VOL, VOH

## Description

The Intersil HCTS85MS is a Radiation Hardened 4-bit high speed magnitude comparator. This device compares two binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs (A>B, A<B, and A=B). The 4-bit input words are weighted (A0 to A3 and B0 to B3), where A3 and B3 are the most significant bits. The HCTS85MS is expandable without external gating, both serial and parallel operation.


The HCTS85MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family with TTL input compatibility.

The HCTS85MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).


#### **Pinouts**

16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C

TOP VIEW




16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F16, LEAD FINISH C
TOP VIEW



## Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCTS85DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCTS85KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCTS85D/Sample	+25°C	Sample	16 Lead SBDIP
HCTS85K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCTS85HMSR	+25°C	Die	Die



## **Absolute Maximum Ratings**

## **Reliability Information**

<del>-</del>	•	
Supply Voltage (VCC)0.5V to +7.0V	Thermal Resistance $\theta_{JA}$ $\theta_{JC}$	
Input Voltage Range, All Inputs0.5V to VCC +0.5V	SBDIP Package	
DC Input Current, Any One Input	Ceramic Flatpack Package	
DC Drain Current, Any One Output±25mA	Maximum Package Power Dissipation at +125°C Ambient	
(All Voltage Reference to the VSS Terminal)	SBDIP Package0.68W	
Storage Temperature Range (TSTG)65°C to +150°C	Ceramic Flatpack Package 0.44W	
Lead Temperature (Soldering 10sec)+265°C	If device power exceeds package dissipation capability, provide	
Junction Temperature (TJ) +175°C	heat sinking or derate linearly at the following rate:	
FSD Classification Class 1	SBDIP Package 13.7mW/°C	

under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

SBDIP Package.....13.7mW/°C Ceramic Flatpack Package . . . . . . . . . . . . . . . . . 8.8mW/°C CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed

# **Operating Conditions**

Supply Voltage (VCC)	+4.5V to +5.5V	Input Low Voltage (
Operating Temperature Range (T <sub>A</sub> )	55°C to +125°C	Input High Voltage (
Input Rise and Fall Times at VCC = 4.5V (TR, TF)	500ns Max.	

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)	GROUP A SUB-		LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μΑ
		VIIV = VCC OI GIVD	2, 3	+125°C, -55°C	-	750	μΑ
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
(Sirik)		VOOT = 0.4V, VIL = 0V	2, 3	+125°C, -55°C	4.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIH = 4.5V, VOUT = VCC - 0.4V,	1	+25°C	-4.8	-	mA
(Source)		VIL = 0V	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 2.25V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	=	0.1	V
		VCC = 5.5V, VIH = 2.75V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 2.25V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 2.75V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage	IIN	VCC = 5.5V, VIN = VCC or	1	+25°C	-	±0.5	μΑ
Current	Current GND		2, 3	+125°C, -55°C	-	±5.0	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. For functional tests, VO ≥ 4.0V is recognized as a logic "1", and VO ≤ 0.5V is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 1, 2)	GROUP A SUB-		LIM	IITS		
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS	
An to (A>B)OUT	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	36	ns	
	11 211		10, 11	+125°C, -55°C	2	43	ns	
Bn to (A>B)OUT	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	57	ns	
	IFLII		10, 11	+125°C, -55°C	2	66	ns	
An, Bn to (A <b)out< td=""><td>TPHL, TPLH</td><td>VCC = 4.5V</td><td>9</td><td>+25°C</td><td>2</td><td>45</td><td>ns</td></b)out<>	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	45	ns	
	IFLII		10, 11	+125°C, -55°C	2	51	ns	
An, Bn to (A=B)OUT	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	42	ns	
	IFLII		10, 11	+125°C, -55°C	2	50	ns	
An, Bn to (A>B)OUT	TPHL,	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	29	ns
	11 211		10, 11	+125°C, -55°C	2	35	ns	
(A>B)IN to (A>B)OUT	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	34	ns	
(A>B)001	11 211		10, 11	+125°C, -55°C	2	39	ns	
(A=B)IN to (A=B)OUT	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	28	ns	
(A-B)001	11 611		10, 11	+125°C, -55°C	2	37	ns	
(A <b)in to<br="">(A<b)out< td=""><td>TPHL, TPLH</td><td>VCC = 4.5V</td><td>9</td><td>+25°C</td><td>2</td><td>35</td><td>ns</td></b)out<></b)in>	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	35	ns	
(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			10, 11	+125°C, -55°C	2	40	ns	

## NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	39	pF
Dissipation			1	+125°C, -55°C	-	92	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C, -55°C	-	10	pF
Output Transition	TTHL,	VCC = 4.5V	1	+25°C	-	15	ns
Time	TTLH		1	+125°C, -55°C	-	22	ns

## NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 4-2)			RAD IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.750	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	4.0	-	mA
Output Current (Source)	ЮН	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V and 5.5V, VIH = VCC/2, VIL = 0.8V, IOL = 50μA	+25°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V and 5.5V, VIH = VCC/2, VIL = 0.8V, IOH = -50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, (Note 3)	+25°C	-	-	-
An to (A>B)OUT	TPHL, TPLH	VCC = 4.5V	+25°C	2	43	ns
Bn to (A>B)OUT	TPHL, TPLH	VCC = 4.5V	+25°C	2	66	ns
An, Bn to (A <b)out< td=""><td>TPHL, TPLH</td><td>VCC = 4.5V</td><td>+25°C</td><td>2</td><td>51</td><td>ns</td></b)out<>	TPHL, TPLH	VCC = 4.5V	+25°C	2	51	ns
An, Bn to (A=B)OUT	TPHL, TPLH	VCC = 4.5V	+25°C	2	50	ns
(A <b)in (a<b)out<="" td="" to=""><td>TPHL, TPLH</td><td>VCC = 4.5V</td><td>+25°C</td><td>2</td><td>35</td><td>ns</td></b)in>	TPHL, TPLH	VCC = 4.5V	+25°C	2	35	ns
(A>B)IN to (A>B)OUT	TPHL, TPLH	VCC = 4.5V	+25°C	2	40	ns
(A=B)IN to (A=B)OUT	TPHL, TPLH	VCC = 4.5V	+25°C	2	37	ns

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
- 3. For functional tests  $VO \ge 4.0V$  is recognized as a logic "1", and  $VO \le 0.5V$  is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

#### **TABLE 6. APPLICABLE SUBGROUPS**

CONFORM	ANCE GROUPS	METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-	-In)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postb	ourn-In)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Post	burn-In)	100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Pos	Interim Test III (Postburn-In)		1, 7, 9	
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Subgroup B-5	Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11, (Note 2)
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

#### NOTES:

- 1. Alternate Group A testing in accordance with Method 5005 of MIL-STD-883 may be exercised.
- 2. Table 5 parameters only.

#### **TABLE 7. TOTAL DOSE IRRADIATION**

CONFORMANCE		TEST		READ AND RECORD		
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD	
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)	

#### NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

## TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCIL	LATOR		
OPEN	GROUND	1/2 VCC = 3V $\pm$ 0.5V	$\text{VCC} = 6\text{V} \pm 0.5\text{V}$	50kHz	25kHz		
STATIC BURN-IN I TEST CONNECTIONS (Note 1)							
5, 6, 7	1 - 4, 8 - 15	-	16	-	-		
STATIC BURN	-IN II TEST CONNECTION	S (Note 1)		-			
5, 6, 7	8	-	1 - 4, 9 - 16	-	-		
DYNAMIC BURN-IN TEST CONDITIONS (Note 2)							
-	1, 8, 10, 11, 13	5, 6, 7	2, 3, 4, 16	12, 15	9, 14		

#### NOTES:

- 1. Each pin except VCC and GND will have a resistor of 10K $\!\Omega\pm5\%$  for static burn-in.
- 2. Each pin except VCC and GND will have a resistor of 1K $\!\Omega \pm 5\%$  for dynamic burn-in.

## **TABLE 9. IRRADIATION TEST CONNECTIONS**

OPEN	GROUND	$VCC = 5V \pm 0.5V$
5, 6, 7,	8	1 - 4, 9 - 16

NOTE: Each pin except VCC and GND will have a resistor of 47K $\Omega$   $\pm$  5% for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

#### HCTS85MS

## Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009


Sample - Group A, Method 5005 (Note 4)

100% Data Package Generation (Note 5)

#### NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - · Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - · Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - · Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


# AC Timing Diagrams



#### **AC VOLTAGE LEVELS**

PARAMETER	HCTS	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VIL	0	V
GND	0	V

# **AC Load Circuit**



#### HCTS85MS

## Die Characteristics

**DIE DIMENSIONS:** 

100 x 100 mils

**METALLIZATION:** 

Type: SiAI

Metal Thickness: 11kÅ ± 1kÅ

**GLASSIVATION:** 

Type:  $SiO_2$ Thickness:  $13k\mathring{A} \pm 2.6k\mathring{A}$ 


WORST CASE CURRENT DENSITY: <2.0 x 10<sup>5</sup>A/cm<sup>2</sup>

**BOND PAD SIZE:** 

100μm x 100μm 4 mils x 4 mils

## Metallization Mask Layout

#### HCTS85MS



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

ntersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may resul from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com