
HD155111F

RF Single-chip Linear IC for PCN Cellular Systems

HITACHI

ADE-207-257 (Z)

1st Edition

August 1998

Description

The HD155111F was developed for PCN (DCS1800) cellular systems, and integrates most of the functions of a transceiver. The HD155111F incorporates the bias circuit for a RF LNA, a 1st mixer, 1st-IF amplifier, 2nd mixer, AGC amplifier and an IQ quadrature demodulator for the receiver, and an IQ quadrature modulator and offset PLL for the transmitter. Also, on chip are the dividers for the 1st & 2nd local oscillator signals and 90° phase splitter. Moreover the HD155111F includes control circuits to implement power saving modes. These functions can operate down to 2.7 V and are housed in a 48-pin LQFP SMD package.

Hence the HD155111F can form a small size transceiver handset for PCN by adding a PLL frequency synthesizer IC, a power amplifier and some external components. See page 7 “Configuration”.

The HD155111F is fabricated using a 0.6 μm double-polysilicon Bi-CMOS process.

Functions

Receiver (RX)

- Low Noise Amplifier (LNA) bias circuit
- 1st mixer
- IF amplifier
- 2nd mixer
- Automatic gain control amplifier (AGC)
- IQ demodulator with 90° phase splitter

Transmitter (TX)

- IQ modulator with 90° phase splitter
- Offset PLL
 - Down converter
 - Phase comparator
 - TX VCO driver

HD155111F

Others


- IF dividers
- Power saving circuit
- IFVCO

Features

- Highly integrated RF processing for hand-portables
- Wide operating frequency
 - RX:
 - RF: 1805 to 1880 MHz
 - 1st IF: 130 to 300 MHz
 - 2nd IF: 26 to 60 MHz
 - TX:
 - RF: 1710 to 1785 MHz
 - IF: 120 to 180 MHz
- Offset PLL architecture reduces TX spurious
- Low current consumption ($V_{CC} = 3\text{ V}$)
 - RX mode: 42.5 mA Typ (including IFVCO current (2.5 mA Typ)) + LNA transistor current (5.6 mA Typ)
 - TX mode: 38.0 mA Typ (including IFVCO current (2.5 mA Typ))
 - Idle mode: 1 μA Typ
- Operating supply voltage:
 - Phase comparator and TX VCO driver circuits: 2.7 to 5.25 V
 - Other blocks: 2.7 to 3.6 V
- Operating temperature range: -20 to $+75^{\circ}\text{C}$
- 48 pin SMD Low Profile Quad Flat Package (LQFP): FP-48

Pin Arrangement

The HD155111F is housed in a 48-pin LQFP SMD package to which is suitable for applications where space is limited. “Pin Functions” shows the arrangement and roles assigned for each pin of the HD155111F.



(Top View)

HD155111F

Pin Functions


| Pin No. | Symbol | Input/ Output | Meaning of symbol | Function |
|---------|---------|---------------|--------------------------------------------------|------------------------------------------------------------------------------------------------------|
| 1 | POONRX1 | Input | <u>P</u> ower <u>O</u> N for <u>R</u> X1 | If 'H', LNA and MIX1 are active. Other receiver blocks don't care. |
| 2 | POONRX2 | Input | <u>P</u> ower <u>O</u> N for <u>R</u> X2 | LNA and MIX1 don't care. If 'H', Other receiver blocks are active. |
| 3 | RFOUT | Output | <u>R</u> F signal <u>O</u> Tput | Open collector type output of LNA. The collector of LNA transistor. |
| 4 | VCCLNA | Vcc | <u>V</u> CC of <u>L</u> NA block | Power supply of LNA |
| 5 | GNDLNA | Gnd | <u>G</u> ND of <u>L</u> NA block | Ground of LNA |
| 6 | RFIN | Input | <u>R</u> F signal <u>I</u> Nput | Input of LNA. The base of LNA transistor |
| 7 | POONTX | Input | <u>P</u> ower <u>O</u> N for <u>T</u> X | If 'H', the blocks for transmitter are active. The reciver blocks don't care. |
| 8 | VCCPLL | Vcc | <u>V</u> CC of <u>O</u> P <u>L</u> L block | Power supply for offset PLL except phase comparator |
| 9 | GNDPLL | Gnd | <u>G</u> ND of <u>O</u> P <u>L</u> L block | Ground of offset PLL |
| 10 | VCOIN | Input | <u>V</u> CO signal <u>I</u> Nput | Input of Tx. VCO signal |
| 11 | VCCCOMP | Vcc | <u>V</u> CC of phase <u>C</u> OMP <u>A</u> tor | Power supply for just phase comparator of offset PLL |
| 12 | PLLOUT | Output | <u>O</u> P <u>L</u> L <u>O</u> Tput | Current output to control and modulate Tx. VCO This pin should be connected external loop filter. |
| 13 | ICURAD | Input | <u>I</u> <u>C</u> UR <u>R</u> ent <u>A</u> Djust | This pin should be connected an external R to determine charge pump current of phase comparator |
| 14 | QINB | Input | <u>Q</u> signal <u>I</u> Nput <u>B</u> ar | Q negative signal input of IQ quadrature modulator |
| 15 | QIN | Input | <u>Q</u> signal <u>I</u> Nput | Q positive signal input of IQ quadrature modulator |
| 16 | IINB | Input | <u>I</u> signal <u>I</u> Nput <u>B</u> ar | I negative signal input of IQ quadrature modulator |
| 17 | IIN | Input | <u>I</u> signal <u>I</u> Nput | I positive signal input of IQ quadrature modulator |
| 18 | MODB | Output | <u>M</u> OD <u>L</u> ator output <u>B</u> ar | Negative output of IQ quadrature modulator |
| 19 | MOD | Output | <u>M</u> OD <u>L</u> ator output | Positive output of IQ quadrature modulator |
| 20 | VCCIQ | Vcc | <u>V</u> CC of <u>I</u> Q block | Power supply of IQ block |
| 21 | IFLO | Input/ Output | <u>I</u> F <u>L</u> Ocal signal input/output | IF local signal input to be fed to divider |
| 22 | GNDIQ | Gnd | <u>G</u> ND of <u>I</u> Q block | Ground of IQ block |
| 23 | IFVCOO | Output | <u>I</u> F <u>V</u> CO <u>O</u> utput | Emitter of IFVCO transistor |
| 24 | IFVCOI | Input | <u>I</u> F <u>V</u> CO <u>I</u> nput | Base of IFVCO transistor |

Pin Function (cont)

| Pin No. | Symbol | Input/ Output | Meaning of symbol | Function |
|----------------|---------------|----------------------|-----------------------------------------------|----------------------------------------------------------------------------------------------|
| 25 | QOUTB | Output | <u>Q</u> signal <u>OUT</u> put <u>Bar</u> | Q negative signal output of IQ quadrature demodulator |
| 26 | QOUT | Output | <u>Q</u> signal <u>OUT</u> put | Q positive signal output of IQ quadrature demodulator |
| 27 | IOUTB | Output | <u>I</u> signal <u>OUT</u> put <u>Bar</u> | I negative signal output of IQ quadrature demodulator |
| 28 | IOUT | Output | <u>I</u> signal <u>OUT</u> put | I positive signal output of IQ quadrature demodulator |
| 29 | VCONT | Input | <u>V</u> oltage of <u>AGC</u> <u>CON</u> Trol | The DC voltage input to control the power gain of AGC |
| 30 | GNDDIV | Gnd | <u>GND</u> of <u>DIV</u> ider block | Ground of divider to make IF local signals |
| 31 | VCCDIV | Vcc | <u>VCC</u> of <u>DIV</u> ider block | Power supply of divider to make IF local signals |
| 32 | AGCOUTB | Output | <u>AGC</u> <u>OUT</u> put <u>Bar</u> | AGC negative signal output to be fed to IQ quadrature demodulator |
| 33 | AGCOUT | Output | <u>AGC</u> <u>OUT</u> put | AGC positive signal output to be fed to IQ quadrature demodulator |
| 34 | VCCAGC | Vcc | <u>VCC</u> of <u>AGC</u> block | Power supply of AGC |
| 35 | GNDAGC | Gnd | <u>GND</u> of <u>AGC</u> block | Ground of AGC |
| 36 | MIX2OB | Output | <u>MIX2</u> <u>OUT</u> put <u>Bar</u> | 2nd mixer (MIX2) negative signal output to be fed to AGC |
| 37 | MIX2O | Output | <u>MIX2</u> <u>OUT</u> put | 2nd mixer (MIX2) positive signal output to be fed to AGC |
| 38 | IFINB | Input | 1st <u>IF</u> signal <u>I</u> Nput <u>Bar</u> | IFAMP negative signal input for 1st IF signal |
| 39 | IFIN | Input | 1st <u>IF</u> signal <u>I</u> Nput | IFAMP positive signal input for 1st IF signal |
| 40 | GNDIF | Gnd | <u>GND</u> of <u>IF</u> MIX2 block | Ground of IFAMP and 2nd mixer (MIX2) |
| 41 | VCCIF | Vcc | <u>VCC</u> of <u>IF</u> MIX2 block | Power supply of IFAMP and 2nd mixer (MIX2) |
| 42 | MIX1OUT | Output | <u>MIX1</u> <u>OUT</u> put | 1st mixer (MIX1) positive signal output |
| 43 | MIX1OUTB | Output | <u>MIX1</u> <u>OUT</u> put <u>Bar</u> | 1st mixer (MIX1) negative signal output |
| 44 | RFLOIN | Input | <u>RF</u> <u>LO</u> cal signal <u>I</u> Nput | RF 1st local signal input to be fed to 1st mixer (MIX1) and the down converter of offset PLL |
| 45 | VCCMIX1 | Vcc | <u>VCC</u> of <u>MIX1</u> block | Power supply of 1st mixer (MIX1) |
| 46 | GNDMIX1 | Gnd | <u>GND</u> of <u>MIX1</u> block | Ground of 1st mixer (MIX1) |
| 47 | MIX1INB | Input | <u>MIX1</u> <u>I</u> nput <u>Bar</u> | 1st mixer (MIX1) negative signal input |
| 48 | MIX1IN | Input | <u>MIX1</u> <u>I</u> nput | 1st mixer (MIX1) positive signal input |

HD155111F


Block Diagram




- Notes:
1. H = Active, L = Off
All biases are H active
 2. When POONRX1 = 'H' and POONRX2 = 'L', bias generator will be off.
When Bias generator is off, all circuits will be off.

Configuration

• Frequency Plan1




• Frequency Plan2



HD155111F

A GSM Application Example



Functional Operation

The HD155111F has been designed from system stand point and incorporated a large number of the circuit blocks necessary in the design of a digital cellular handset.

Receiver Operation

The HD155111F incorporates a LNA bias circuit for an external RF transistor, whose NF and power gain can be better selected.

This circuit amplifies the RF signal after selection by the antenna filter before the signal enters the first mixer section. The RF signal is combined with a low side local oscillator (LO) signal to generate a wanted first IF signal in the 130 to 300 MHz range. The 1st mixer circuit uses a double-balanced Gilbert cell architecture, which has open collector differential outputs. If, at 225 MHz, a 800 Ω LC load is connected to the mixer's outputs then a SSB NF of 10 dB with a gain of 8.0 dB is realizable. The corresponding input compression point is -13 dBm, which allows the device to be used within a PCN system.

A filter is used after the 1st mixer to provide image rejection and the conditioned signal is then passed through an intermediate amplifier, before being down converted to a second IF in the range of 26 to 60 MHz.

The second mixer can generate a 45 MHz 2nd IF, if a 270 MHz 2nd LO signal is used. The 2nd LO is obtained by dividing the IFLO signal by 2. The 2nd mixer also uses the Gilbert cell architecture, but with internal resistive differential outputs of 300 Ω . IF amplifier and second mixer has a SSB NF of 5.6 dB, a power gain of 12 dB and an input compression point of -25 dBm. In order to improve the blocking characteristics of the device an external LC resonator across the differential outputs of the second mixer is recommended.

The signal is then passed to the AGC circuit, which has a dynamic range of more than 80 dB (-42 dB to $+55$ dB Typ) and is controlled by a DC voltage, which is generated by the microprocessor. This DC control range is from 0.15 V to 2.3 V. The AGC, which is designed for the PCN system, provides a linearity of ± 1.0 dB in any 20 dB window. The outputs of the AGC are 2 k Ω differential and are connected the external supply via inductors.

The signal is then down converted by a demodulator to I and Q. Internal divider circuits convert the IFLO signal to the same frequency as the 2nd IF before passing this local signal through a phase splitter / shifter in order to generate the in phase and quadrature IQ components. The phase accuracy of the IQ demodulator is $< \pm 1^\circ$ and the amplitude mismatch is $< \pm 0.5$ dB. In order to accommodate different baseband interfaces the HD155111F IQ differential outputs have a voltage swing of 2.4 V_{p-p} and a DC offset of < 60 mV Max. Within each output stage a 2nd order Butterworth filter ($f_c = 210$ kHz), is used to improve the blocking performance of the device.

In order to allow flexibility in circuit implementation the HD155111F can configured to use either a single-ended or balanced external circuitry and components.

HD155111F




Figure 1 LNA Bias Circuit

Transmitter Operation

The transmitter chain converts differential IQ baseband signals to a suitable format for transmission by a power amplifier.

The common mode DC voltage range of the modulator inputs is 0.8 to 1.2 V and they have 2.4 V_{p-p} Max differential swing. The modulator circuit uses double-balanced mixers for the I and Q paths. The LO signals are generated by dividing the IFLO signal by 2 and then passing them through a phase splitter / shifter. The IF signals generated are then summed and produce a single modulated IF signal which is amplified and fed into the offset PLL block. Carrier suppression due to the mixer circuit is better than 31 dBc. However, if the common mode DC voltage of the I and Q inputs is adjusted, carrier suppression can be improved better than 40 dBc easily. In addition, upper side-band suppression is better than 35 dBc.

Within the offset PLL block there is a down converter, a phase comparator and a VCO driver. The down converter mixes the 1st LO signal and the TX VCO to create a reference LO signal for use in the offset PLL circuit. The phase comparator and the VCO driver generate an error current, which is proportional to the phase difference between the reference IF and the modulated IF signals. This current is used in a 2nd order loop filter to generate a voltage, which in turn modulates the TX VCO. In order to optimize the PLL loop gain, the error current value can be modified by changing the value of an external resistor - ICURAD. In order to accommodate a range of TX VCO, the offset PLL circuit has been designed to operate with a supply voltage of up to 5.25 V.

Operating Modes

The HD155111F has the necessary control circuitry to implement the necessary states within the PCN system. Also provided is a power save mode which reduces the current consumption of the device by powering down unnecessary function blocks. Three pins are assigned for mode control, POONRX1, POONRX2 and POONTX. Table 1 shows the relationship between the pins and the required operating mode. Control of these pins are by the system controller.


As per PCN requirements the TX and RX sections are not on at the same time. For the receiver there is a calibration mode for which the LNA bias circuit and 1st mixer are switched off. During this period the gain of the AGC can be adjusted. Also the DC offsets of the IQ demodulator are measured and subsequently canceled.

In order to change between the RX and TX modes a state called “warm-up” is used to ensure that the LO

Power saving is implemented through use of the idle mode. All function blocks of the HD155111F are switched off until such time as the system controller commends the device to power up again.

Table 1 Operating Modes with Power Saving

| | | Receive (Rx) | Calibrate (Cal) | Warm-up (Lo-ON) | Transmit (Tx) | Idle (PS) |
|-----------------------------|---------------------|-----------------|--------------------|--------------------|------------------|---------------|
| Mode switch | POONRX1 (pin 1) | H | L | L | L | H |
| | POONRX2 (pin 2) | H | H | L | L | L |
| | POONTX (pin 7) | L | L | L | H | Don't care |
| HD155111F circuit status | LNA bias | ON | OFF | OFF | OFF | OFF |
| | 1st mixer | ON | OFF | OFF | OFF | OFF |
| | IF AMP | ON | ON | OFF | OFF | OFF |
| | 2nd mixer | ON | ON | OFF | OFF | OFF |
| | AGC | ON | ON | OFF | OFF | OFF |
| | IO demodulator | ON | ON | OFF | OFF | OFF |
| | Divider (Rx.) | ON | ON | OFF | OFF | OFF |
| | Divider (Tx.) | OFF | OFF | OFF | ON | OFF |
| | IO modulator | OFF | OFF | OFF | ON | OFF |
| | Offset PLL | OFF | OFF | OFF | ON | OFF |
| | RF 1st local buffer | ON | ON | ON | ON | OFF |
| | IF local buffer | ON | ON | ON | ON | OFF |
| | IFVCO | ON | ON | ON | ON | OFF |
| | Total current | 42.5 mA Typ | 32 mA Typ | 10.5 mA Typ | 38 mA Typ | 1 μ A Typ |



HD155111F

IFVCO Operation

The HD155111F incorporates an IFVCO circuit. The IFVCO circuit consists of an IFVCO transistor and a bias circuit for it, whose current are 2.0 mA and 0.5 mA respectively. If an internal IFVCO is used, treat pin 23 (IFVCOO), pin 24 (IFVCOI) and pin 21 (IFLO) as shown figure 3-(a).

Using an external IFVCO, pin 23 (IFVCOO) and pin 24 (IFVCOI) cannot be connected any pattern and component, and any component to feed direct current must be also removed from pin 21 (IFLO).

If pin 23 (IFVCOO), pin 24 (IFVCOI) and pin 21 (IFLO) are treated as shown figure 3-(b), current consumption will decrease 2.0 mA.

Moreover, there is the other external IFVCO solution using only an IFVCO bias circuit as shown figure 3-(c). The IFVCO bias circuit has an internal power save function. Therefore, if figure 3-(c) is adopted, an internal power save function can be used as well as figure 3-(a).




Figure 3 IFVCO Circuits

Absolute Maximum Ratings

Any stresses in excess of the absolute maximum ratings can cause permanent damage to the HD155101BF.

| Item | Symbol | Rating | Unit |
|--------------------------------|---------------|-----------------------------|-------------|
| Power supply voltage (VCC) | VCC | -0.3 to +4.0 | V |
| Power supply voltage (VCCCOMP) | VCCCOMP | -0.3 to +5.5 | V |
| Pin voltage | V_T | -0.3 to VCC + 0.3 (6.0 Max) | V |
| Maximum power dissipation | P_T | 400 | mW |
| Operating temperature | Topr | -20 to +75 | °C |
| Storage temperature | Tstg | -55 to +125 | °C |

HD155111F

Electrical Characteristics (Ta = 25°C)

Specifications

| Item | Symbol | Min | Typ | Max | Unit | Test Conditions | Applicable pins | Note |
|------------------------------------------------|------------------------------------------------------------|-------|------|-------|-----------|-----------------------------------------------------------------------------|------------------------------|--------------|
| Power supply voltage (1) | V_{CC} | 2.7 | 3.0 | 3.6 | V | | 4, 8, 20, 31, 34, 41, 45 | |
| Power supply voltage (2) | V_{CCCOMP} | 2.7 | 3.0 | 5.25 | V | | 11 | |
| Power supply current (Rx.) | $I_{CC(Rx.)}$ | — | 42.5 | 60.0 | mA | $V_{CC} = 3.0V$ $V_{CCCOMP} = 3.0V$ | 4, 8, 20, 31, 34, 41, 45, 11 | |
| Power supply current (Tx.) | $I_{CC(Tx.)}$ | — | 38.0 | 55.0 | mA | $V_{CC} = 3.0V$ $V_{CCCOMP} = 3.0V$ | 4, 8, 20, 31, 34, 41, 45, 11 | |
| Power supply current (Lo-ON) | $I_{CC(Lo-ON)}$ | — | 10.5 | 15.0 | mA | $V_{CC} = 3.0V$ $V_{CCCOMP} = 3.0V$ | 4, 8, 20, 31, 34, 41, 45, 11 | |
| Power saving mode supply current | $I_{CC(PS)}$ | — | 1.0 | 10.0 | μA | $V_{CC} = 3.0V$ $V_{CCCOMP} = 3.0V$ | 4, 8, 20, 31, 34, 41, 45, 11 | |
| Power up time (Rx.) | $t_{up(Rx.)}$ | — | 1.5 | (5.0) | μsec | $V_{CC} = 3.0V$ $V_{CCCOMP} = 3.0V$ | | from PS mode |
| Power up time (Tx.) | $t_{up(Tx.)}$ | — | 0.2 | (0.5) | μsec | $V_{CC} = 3.0V$ $V_{CCCOMP} = 3.0V$ | | from PS mode |
| Power on control voltage range (Rx1, Rx2, Tx) | $V_{thon_{RX1}}$ $V_{thon_{RX2}}$ $V_{thon_{TX}}$ | 2.3 | — | — | V | $V_{CC} = 3.0V$ | 1 2 7 | |
| Power off control voltage range (RX1, Rx2, Tx) | $V_{thoff_{RX1}}$ $V_{thoff_{RX2}}$ $V_{thoff_{TX}}$ | — | — | 0.8 | V | $V_{CC} = 3.0V$ | 1 2 7 | |
| I/Q common-mode output voltage | $V_{IOcom}/$ V_{QOcom} | 1.1 | 1.3 | 1.5 | V | $V_{CC} = 3.0V$ | 25, 26 27, 28 | |
| I/Q differential output swing | $V_{IOSw}/$ V_{QOSw} | 2.4 | 3.0 | — | Vp-p | $V_{CC} = 3.0V$ $V_{IOUT} - V_{IOUTB}$ $V_{QOUT} - V_{QOUTB}$ | 25, 26 27, 28 | |
| I/Q output offset voltage | $V_{IOoffset}/$ $V_{QOoffset}$ | -60 | 0 | +60 | mV | $V_{CC} = 3.0V$ $V_{IOUTDC} - V_{IOUTBDC}$ $V_{QOUTDC} - V_{QOUTBDC}$ | 25, 26 27, 28 | |
| I/Q common-mode input voltage | $V_{Iicom}/$ V_{Qicom} | (0.8) | 1.0 | (1.2) | V | $V_{CC} = 3.0V$ | 14, 15 16, 17 | |
| I/Q differential input swing | $V_{IIsW}/$ V_{QIsW} | — | 2.0 | (2.4) | Vp-p | $V_{CC} = 3.0V$ $V_{IIN} - V_{IINB}$ $V_{QIN} - V_{QINB}$ | 14, 15 16, 17 | |

Note: (): These data are actual spread, not guaranteed.

Block Specifications

- Specifications of BRIGHT LNA

| Item | Min | Typ | Max | Unit | Test Conditions |
|---------------------------|------|-------|------|----------|----------------------------------|
| Frequency (RF) | 1805 | 1840 | 1880 | MHz | |
| Power gain | — | 13.0 | — | dB | RF = 1840MHz , Pin = -50dBm |
| Noise figure | — | 2.0 | — | dB | RF = 1840MHz |
| i/p IP3 | — | -0.5 | — | dBm | RF1 = 1840.8MHz, RF2 = 1841.6MHz |
| o/p IP3 | — | 12.5 | — | dBm | RF1 = 1840.8MHz, RF2 = 1841.6MHz |
| i/p CP | — | -10.5 | — | dBm | RF = 1840MHz |
| o/p CP | — | 1.4 | — | dBm | RF = 1840MHz |
| Load Z | — | 50 | — | Ω | 50 Ω Typ |
| i/p Z | — | 50 | — | Ω | 50 Ω Typ |
| i/p VSWR | — | 1.5 | — | | RF = 1840MHz, 50 Ω |
| o/p VSWR | — | 1.5 | — | | RF = 1840MHz, 50 Ω |
| I _{cc} @LNA Trs. | 4.7 | 5.6 | 6.8 | mA | Only Trs. current |

Note: These AC characteristics are shown for reference only and do not form part of the HD155111F component specification.

- Specifications of BRIGHT Mixer 1 (Output Load = 400 Ω + 400 Ω balanced)

| Item | Min | Typ | Max | Unit | Test Conditions |
|------------------|---------|-------|---------|------|-------------------------------------------------------------------|
| Frequency (RF) | 1805 | 1840 | 1880 | MHz | |
| Frequency (LO) | 1505 | 1617 | 1750 | MHz | |
| Frequency (IF) | (130) | 225 | (300) | MHz | |
| RFLO input level | -10 | — | — | dBm | |
| Conversion gain | 5.5 | 8.0 | 10.0 | dB | RF = 1840MHz/Pin = -50dBm, LO = 1615MHz/Pin = -10dBm, IF = 225MHz |
| Noise figure | (7.0) | 9.0 | (11.0) | dB | RF = 1840MHz, LO = 1615MHz/Pin = -10dBm, IF = 225MHz |
| i/p IP3 | (-8.0) | -5.0 | (-2.5) | dBm | RF1 = 1840.8MHz, RF2 = 1841.6MHz, LO = 1615MHz/Pin = -10dBm |
| o/p IP3 | (-2.0) | 3.0 | (7.0) | dBm | RF1 = 1840.8MHz, RF2 = 1841.6MHz, LO = 1615MHz/Pin = -10dBm |
| i/p CP | -16.5 | -13.5 | (-11.0) | dBm | RF = 1840MHz, LO = 1615MHz/Pin = -10dBm, IF = 225MHz |
| o/p CP | (-11.5) | -6.5 | (-2.5) | dBm | RF = 1840MHz, LO = 1615MHz/Pin = -10dBm, IF = 225MHz |
| RF i/p VSWR | — | 1.5 | (2.0) | | RF = 1840MHz, 50 Ω |
| LO i/p VSWR | — | 1.5 | (2.0) | | RF = 1615MHz, 50 Ω |
| IF o/p VSWR | — | 1.5 | (2.0) | | RF = 225MHz, 800 Ω (400 Ω + 400 Ω Balanced) |

HD155111F

- Specifications of BRIGHT IFamp + Mixer 2

| Item | Min | Typ | Max | Unit | Test Conditions |
|------------------------|---------|-------|---------|------|-----------------------------------------------------------------------|
| Input frequency (IF1) | (130) | 225 | (300) | MHz | |
| Frequency (LO2) | (156) | 270 | (360) | MHz | LO2 = IFLO/2 |
| Output frequency (IF2) | (26) | 45 | (60) | MHz | |
| IFLO input level | -10 | — | — | dBm | |
| Conversion gain | 9.0 | 12.0 | 14.5 | dB | IF1 = 225MHz/Pin = -40dBm, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz |
| Noise figure | (4.5) | 5.6 | (7.0) | dB | IF1 = 225MHz, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz |
| i/p IP3 | — | -16.0 | — | dBm | IF11 = 225.8MHz, IF2 = 226.6MHz, IFLO = 540MHz/Pin = -10dBm |
| o/p IP3 | — | -4.0 | — | dBm | IF11 = 225.8MHz, IF2 = 226.6MHz, IFLO = 540MHz/Pin = -10dBm |
| i/p CP | -27.5 | -25 | (-23.0) | dBm | IF1 = 225MHz, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz |
| o/p CP | (-18.0) | -14.0 | (-11.0) | dBm | IF1 = 225MHz, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz |
| Isolation | — | 60 | — | dB | Between mixer 1 outputs and IFamp inputs |

Note: () : These data are actual spread, not guaranteed.

- Specifications of BRIGHT AGC

| Item | Min | Typ | Max | Unit | Test Conditions |
|-----------------------|--------|-----|-------|------|--------------------|
| Input frequency | (26) | 45 | (60) | MHz | |
| Control voltage range | 0.15 | — | 2.3 | V | |
| Gain range | 89 | 98 | 107 | dB | Gain 1 – Gain 3 |
| Gain linearity | (-1.0) | — | (1.0) | dB | in any 20dB window |
| Gain 1 | 45 | 55 | 65 | dB | Vcont = 2.3V |
| Gain 2 | 13 | 23 | 33 | dB | Vcont = 1.5V |
| Gain 3 | -55 | -40 | -35 | dB | Vcont = 0.15V |
| i/p CP 1 | (-64) | -59 | — | dBm | Gain = 50dB |
| i/p CP 2 | (-34) | -29 | — | dBm | Gain = 10dB |
| i/p CP 3 | (-22) | -17 | — | dBm | Gain = -30dB |

Note: () : These data are actual spread, not guaranteed.

• Specifications of BRIGHT IQ Demodulator

| Item | Min | Typ | Max | Unit | Test Conditions |
|--------------------------------|------------|------------|------------|-------------|------------------------------------------------------------------------------|
| Power gain | -0.5 | 1.4 | 3.5 | dB | IF2 = 45MHz, Pin = -25dBm, Rout = 10k Ω , IFLO = 540MHz, Pin = -10dBm |
| i/p CP | (-17.5) | -16.0 | (-14.0) | dBm | IF2 = 45MHz, Baseband = 67.7kHz, IFLO = 540MHz, Pin = -10dBm |
| o/p CP | (-19.0) | -15.6 | (-12.0) | dBm | IF2 = 45MHz, Baseband = 67.7kHz, IFLO = 540MHz, Pin = -10dBm |
| IQ phase accuracy | -1.0 | 0 | 1.0 | deg. | Baseband = 67.7kHz |
| IQ amplitude mismatch | (-0.5) | 0.1 | (0.5) | dB | Baseband = 67.7kHz |
| Output DC offset voltage | -60 | 0 | 60 | mV | IOUT - IOUSB and QOUT - QOUTB |
| IQ differential output swing | 2.4 | 3.0 | — | Vp-p | Baseband = 67.7kHz IOUT - IOUSB and QOUT - QOUTB |
| I/Q common mode output voltage | 1.1 | 1.3 | 1.5 | V | V _{CC} = 3.0V |

Note: (): These data are actual spread, not guaranteed.


HD155111F

- Specifications of BRIGHT IQ Modulator and Offset PLL

| Item | Min | Typ | Max | Unit | Test Conditions (Loop bandwidth = 1.4MHz) |
|-------------------------------------------------|-------|-------|---------|-----------|--------------------------------------------------------------------------------|
| Frequency (RF) | 1710 | 1747 | 1785 | MHz | |
| Frequency (LO) | 1530 | 1612 | 1665 | MHz | |
| Frequency (IF) | (120) | 135 | (180) | MHz | |
| Power up time | — | 0.3 | (0.5) | μsec | from PS mode |
| Lock up time | — | 20 | (80) | μsec | from PS mode to 1880MHz |
| IFLO input level | -10 | — | — | dBm | |
| VCOIN input level | -10 | — | — | dBm | |
| Carrier suppression ratio | 31 | 40 | — | dBc | All '1' GMSK (Baseband = 67.7kHz) |
| Upper side-band suppression ratio | 35 | 45 | — | dBc | I/Q differential input swing = 2.0Vp-p I/Q common mode input voltage = 1.0V |
| Phase accuracy | — | 0.98 | (2.5) | deg. rms | 200kHz Bandwidth |
| (PN9, GMSK) | — | 2.74 | (6.0) | deg. peak | 200kHz Bandwidth |
| Modulation spurious | — | -36.0 | (-33.0) | dBc | 200kHz offset / 30kHz Bandwidth |
| (PN9, GMSK) | — | -68.5 | (-63.0) | dBc | 400kHz offset / 30kHz Bandwidth |
| | — | -73.0 | (-63.0) | dBc | 600kHz to 1.8MHz offset / 30kHz Bandwidth |
| | — | -73.5 | (-66.0) | dBc | 1.8MHz to 3MHz offset / 100kHz Bandwidth |
| | — | -75.5 | (-68.0) | dBc | 3MHz to 6MHz offset / 100kHz Bandwidth |
| | — | -77.0 | (-74.0) | dBc | 6MHz upwards offset / 100kHz Bandwidth |
| Tx noise in RX band | — | -156 | (-153) | dBc/Hz | 1805MHz to 20MHz up from Tx band |
| (Tx power = 0dBc = 30dBm) | — | -162 | (-153) | dBc/Hz | 1850MHz to 65MHz up from Tx band |
| Isolation of the 1st local input to TXVCO input | (40) | 43 | — | dB | |
| IQ differential input swing | — | 2.0 | (2.4) | Vp-p | IIN - IINB and QIN - QINB |
| I/Q common mode input voltage | (0.8) | 1.0 | (1.2) | V | |

Note: () : These data are actual spread, not guaranteed.

Test Circuit



HD155111F

Measurement Results

LNA Measurement Results (for reference only)




Figure 4 Evaluation Circuit for LNA




Figure 5 Gain, NF, ICP vs. Frequency




Figure 6 Gain, Pout vs. Pin




Figure 7 Gain vs. Supply Voltage




Figure 8 NF vs. Supply Voltage




Figure 9 ICP vs. Supply Voltage




Figure 10 LNA Transistor Current vs. Supply Voltage

1st Mixer Measurement Results




Figure 11 Evaluation Circuit for 1st Mixer




Figure 12 Gain, NF, ICP vs. Frequency




Figure 13 Gain, Pout vs. Pin




Figure 14 CG, NF vs. Local Input Power




Figure 15 Output Frequency Characteristics




Figure 16 Gain vs. Supply Voltage




Figure 17 NF(SSB) vs. Supply Voltage




Figure 18 ICP vs. Supply Voltage

HD155111F

IF AMP + 2nd Mixer Measurement Results




Figure 19 Evaluation Circuit for IF AMP + 2nd Mixer




Figure 20 Input-Output Characteristics, 1dB-Compression Point




Figure 21 Intermodulation 3rd Characteristics




Figure 22 C.Gain vs. Local in Power




Figure 23 C.Gain, NF SSB vs. Supply Voltage




Figure 24 ICP vs. Temperature

AGC Measurement Results




Figure 25 Evaluation Circuit for the AGC & Power On Control Blocks




Figure 26 Power Gain vs. Vcont Voltage




Figure 27 Power Gain vs. Frequency




Figure 28 Noise Figure(NF) vs. Power Gain(Gp)




Figure 29 Input Compression Point(ICP) vs. Power Gain(Gp)




Figure 30 Power Gain(Gp) vs. Supply Voltage(Vcc)

HD155111F

IQ Demodulator Measurement Results




Figure 31 Evaluation Circuit for the I&Q Demodulator Block




Figure 32 Input-Output Characteristics




Figure 33 Input-Output Characteristics







Figure 34 Inter Modulation 3rd Characteristics

| Rejection | spec.(Min) | lout | Qout |
|-----------|------------|---------|---------|
| @200k | -0.3dB | -2.6dB | -2.4dB |
| @400k | -4.0dB | -11.5dB | -11.2dB |
| @600k | -9.4dB | -21.3dB | -21.1dB |
| @800k | -14.0dB | -29.0dB | -28.7dB |
| @1600k | -25.9dB | -43.3dB | -43.0dB |
| @3000k | -36.8dB | -42.2dB | -42.0dB |
| @20000k | -50.0dB | -54.7dB | -56.1dB |







a) I&Q phase accuracy



b) I&Q amplitude mismatch



c) common mode voltage



d) differential output swing

Figure 36 Demodulator Output Waveforms (67.7 kHz) at $V_{cc} = 3.0\text{ V}$, $T_a = 25^\circ\text{C}$

HD155111F

Transmitter Measurement Results





Figure 37 Evaluation Circuit for the Upconverter (I&Q Modulator and Offset PLL Block)



Transmitter Measurement Results (1) ($R_{ICURAD} = 22\text{ k}\Omega$ and IFLO generated by signal generator)




Figure 39 Evaluation Circuit Using Signal Generator for the I&Q Modulator and Offset PLL


Table 2 Measurement Results Using SG ($R_{ICURAD} = 22\text{ k}\Omega$, IFLO generated by signal generator)

| Item | | Spec. | Measured1 | Measured2 | Measured3 | Unit |
|---------------------------|---------|------------|-----------|-----------|-----------|-----------|
| Measured frequency | | | 1710 | 1747 | 1785 | MHz |
| 200 kHz offset | | ≤ -33 | -36.54 | -36.25 | -36.42 | dBc |
| 400 kHz offset | | ≤ -63 | -67.16 | -67.28 | -67.43 | dBc |
| 600 kHz to 1.8 MHz offset | | ≤ -63 | -71.44 | -71.48 | -71.67 | dBc |
| 1.8 MHz to 3 MHz offset | | ≤ -66 | -73.32 | -73.33 | -73.44 | dBc |
| 3 MHz to 6 MHz offset | | ≤ -68 | -75.32 | -75.09 | -75.20 | dBc |
| 6 MHz upwards offset | | ≤ -74 | -76.01 | -75.95 | -75.98 | dBc |
| Carrier suppression | | ≥ 31 | 45.13 | 45.13 | 45.13 | dBc |
| Side band suppression | | ≥ 35 | 41.89 | 41.93 | 41.93 | dBc |
| Phase accuracy | PN9 | ≤ 2.5 | 0.95 | 0.96 | 0.96 | deg. rms |
| | | ≤ 6.0 | 2.49 | 2.42 | 2.39 | deg. peak |
| | All '1' | ≤ 2.5 | 0.81 | 0.80 | 0.80 | deg. rms |
| | | ≤ 6.0 | 1.97 | 1.94 | 1.95 | deg. peak |


HD155111F




a-1. Spectrum1(1710MHz,PN9)



a-2. Spectrum2(1710MHz,PN9)




b-1. Spectrum1(1747MHz,PN9)



b-2. Spectrum2(1747MHz,PN9)




c-1. Spectrum1(1785MHz,PN9)




c-2. Spectrum2(1785MHz,PN9)


Figure 40 GMSK Modulated Transmitter Output Spectrum (1710 MHz, 1747 MHz, 1785 MHz)




T = -40°C 1747MHz, PN9




T = -40°C 1747MHz, PN9




T = 27°C 1747MHz, PN9



T = 27°C 1747MHz, PN9



T = 100°C 1747MHz, PN9



T = 100°C 1747MHz, PN9

Figure 41 GMSK Modulated Transmitter Output Spectrum vs. Temperature

HD155111F

The Acquisition response of OPLL using $22\text{ k}\Omega$ icurad is shown below. The control voltage of the VCO was observed by the digital storage oscilloscope.






Figure 42 Acquisition Time (Lock Up Time)

Package Dimensions

Unit: mm



Dimension including the plating thickness
Base material dimension

| | |
|--------------------------|----------|
| Hitachi Code | FP-48 |
| JEDEC | — |
| EIAJ | Conforms |
| Weight (reference value) | 0.2 g |

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : <http://semiconductor.hitachi.com/>
 Europe : <http://www.hitachi-eu.com/hel/ecg>
 Asia (Singapore) : <http://www.has.hitachi.com.sg/grp3/sicd/index.htm>
 Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
 Asia (HongKong) : <http://www.hitachi.com.hk/eng/bo/grp3/index.htm>
 Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
2000 Sierra Point Parkway
Brisbane, CA 94005-1897
Tel: <1> (800) 285-1601
Fax: <1> (303) 297-0447

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group,
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (44) 635000

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX