

Data Sheet May 2003 FN4727.3

Triple, 560MHz, Low Power, Video Operational Amplifier

The HFA1305 is a triple, high speed, low power current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process.

These amplifiers deliver up to 560MHz bandwidth and $2500V/\mu s$ slew rate, on only 58mW of quiescent power. They are specifically designed to meet the performance, power, and cost requirements of high volume video applications. The excellent gain flatness and differential gain/phase performance make these amplifiers well suited for component or composite video applications. Video performance is maintained even when driving a double terminated cable ($R_L=150\Omega$), and degrades only slightly when driving two double terminated cables ($R_L=75\Omega$). RGB applications will benefit from the high slew rates, and high full power bandwidth.

The HFA1305 is a pin compatible, low power, high performance upgrade for the popular Intersil HA5013, and for the AD8073 and CLC5623, in \pm 5V applications.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HFA1305IB	-40 to 85	14 Ld SOIC	M14.15
HA5025EVAL (Note)	High Speed Op Board	o Amp SOIC Evalu	ation

NOTE: Requires a SOIC-to-DIP adapter. See "Evaluation Board" section inside.

Features

• Low Supply Current 5.8mA/Op Amp
• High Input Impedance
• Wide -3dB Bandwidth (A _V = +2)
• Very Fast Slew Rate
Gain Flatness (to 50MHz)
Differential Gain 0.02%
Differential Phase
All Hostile Crosstalk (5MHz)60dB
 Pin Compatible Upgrade to HA5013, AD8073 and

Applications

- Flash A/D Drivers
- · Professional Video Processing
- · Video Digitizing Boards/Systems


CLC5623 in ±5V Supply Applications.

- · Computer Video Plug-In Boards
- RGB Preamps
- Medical Imaging
- · Hand Held and Miniaturized RF Equipment
- · Battery Powered Communications
- High Speed Oscilloscopes and Analyzers

Related Literature

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

Pinout



Absolute Maximum Ratings $T_A = 25^{\circ}C$

Voltage Between V+ and V	
DC Input Voltage	V _{SUPPLY}
Differential Input Voltage	
Output Current (Note 2)	Short Circuit Protected
	30mA Continuous
	60mA ≤ 50% Duty Cycle
CCD Dating	

ESD Rating

Human Body Model (Per MIL-STD-883 Method 3015.7) . . . 600V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (°C/W)
SOIC Package	120
Moisture Sensitivity (see Technical Brief TB363)	
All Packages	Level 1
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range65	^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300°C
(Lead Tips Only)	

Operating Conditions

Temperature Range.....-40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- 1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 2. Output is short circuit protected to ground. Brief short circuits to ground will not degrade reliability, however continuous (100% duty cycle) output current must not exceed 30mA for maximum reliability.

Electrical Specifications $V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_F = 510\Omega$, $R_L = 100\Omega$, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	(NOTE 4) TEST LEVEL	TEMP.	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS							
Input Offset Voltage		А	25	-	2	5	mV
		Α	Full	-	3	8	mV
Average Input Offset Voltage Drift		В	Full	-	1	10	μV/ ^o C
Input Offset Voltage	$\Delta V_{CM} = \pm 1.8V$	Α	25	45	48	-	dB
Common-Mode Rejection Ratio	$\Delta V_{CM} = \pm 1.8V$	А	85	43	46	-	dB
	$\Delta V_{CM} = \pm 1.2V$	Α	-40	43	46	-	dB
Input Offset Voltage	$\Delta V_{PS} = \pm 1.8V$	А	25	48	52	-	dB
Power Supply Rejection Ratio	$\Delta V_{PS} = \pm 1.8V$	А	85	46	48	-	dB
	$\Delta V_{PS} = \pm 1.2V$	Α	-40	46	48	-	dB
Non-Inverting Input Bias Current		А	25	-	6	15	μА
		А	Full	-	10	25	μΑ
Non-Inverting Input Bias Current Drift		В	Full	-	5	60	nA/ ^o C
Non-Inverting Input Bias Current	$\Delta V_{PS} = \pm 1.8V$	А	25	-	0.5	1	μΑ/V
Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.8V$	А	85	-	0.8	3	μ A /V
	$\Delta V_{PS} = \pm 1.2V$	А	-40	-	0.8	3	μ A /V
Non-Inverting Input Resistance	$\Delta V_{CM} = \pm 1.8 V$	А	25	0.8	1.2	-	ΜΩ
	$\Delta V_{CM} = \pm 1.8 V$	А	85	0.5	0.8	-	ΜΩ
	$\Delta V_{CM} = \pm 1.2 V$	А	-40	0.5	0.8	-	ΜΩ
Inverting Input Bias Current		А	25	-	2	7.5	μΑ
		Α	Full	-	5	15	μΑ
Inverting Input Bias Current Drift		В	Full	-	60	200	nA/ºC
Inverting Input Bias Current	$\Delta V_{CM} = \pm 1.8V$	А	25	-	3	6	μ A /V
Common-Mode Sensitivity	$\Delta V_{CM} = \pm 1.8V$	А	85	-	4	8	μ A /V
	$\Delta V_{CM} = \pm 1.2V$	Α	-40	-	4	8	μA/V

Electrical Specifications $V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_F = 510\Omega$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 4) TEST LEVEL	TEMP.	MIN	TYP	MAX	UNITS
Inverting Input Bias Current	$\Delta V_{PS} = \pm 1.8V$	А	25	-	2	5	μ A /V
Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.8V$	А	85	-	4	8	μ A /V
	$\Delta V_{PS} = \pm 1.2V$	А	-40	-	4	8	μ A /V
Inverting Input Resistance		С	25	-	60	-	Ω
Input Capacitance		В	25	-	1.4	-	pF
Input Voltage Common Mode Range		Α	25, 85	±1.8	±2.4	-	V
(Implied by $V_{\mbox{IO}}$ CMRR, +R $_{\mbox{IN}}$, and -I $_{\mbox{BIAS}}$ CMS Tests)		А	-40	±1.2	±1.7	-	V
Input Noise Voltage Density	f = 100kHz	В	25	-	3.5	-	nV/√ Hz
Non-Inverting Input Noise Current Density	f = 100kHz	В	25	-	2.5	-	pA/√Hz
Inverting Input Noise Current Density	f = 100kHz	В	25	-	20	-	pA/√ Hz
TRANSFER CHARACTERISTICS			1	l .	1	l .	1
Open Loop Transimpedance Gain		С	25	-	500	-	kΩ
AC CHARACTERISTICS (Note 3)						I	I
-3dB Bandwidth	A _V = +1	В	25	-	375	-	MHz
$(V_{OUT} = 0.2V_{P-P}, Notes 3, 5)$	A _V = -1	В	25	-	420	-	MHz
	A _V = +2	В	25	-	560	-	MHz
Full Power Bandwidth	A _V = +1	В	25	-	160	-	MHz
$(V_{OUT} = 5V_{P-P}, Notes 3, 5)$	A _V = -1	В	25	-	260	-	MHz
	A _V = +2	В	25	-	165	-	MHz
Gain Flatness	A _V = +1, To 25MHz	В	25	-	±0.03	-	dB
$(V_{OUT} = 0.2V_{P-P}, Notes 3, 5)$	A _V = +1, To 50MHz	В	25	-	±0.03	-	dB
	A _V = +1, To 100MHz	В	25	-	±0.07	-	dB
	A _V = -1, To 25MHz	В	25	-	±0.03	-	dB
	A _V = -1, To 50MHz	В	25	-	±0.04	-	dB
	A _V = -1, To 100MHz	В	25	-	±0.09	-	dB
	A _V = +2, To 25MHz	В	25	-	±0.03	-	dB
	A _V = +2, To 50MHz	В	25	-	±0.03	-	dB
	A _V = +2, To 100MHz	В	25	-	±0.07	-	dB
Minimum Stable Gain		А	Full	-	1	-	V/V
Crosstalk	5MHz	В	25	-	-60	-	dB
(A _V = +1, All Channels Hostile, Note 5)	10MHz	В	25	-	-56	-	dB
OUTPUT CHARACTERISTICS $A_V = +2$ (N	ote 3), Unless Otherwise Sp	ecified					
Output Voltage Swing (Note 5)	$A_V = -1, R_L = 100\Omega$	A	25	±3	±3.4	-	V
		A	Full	±2.8	±3	-	V
Output Current (Note 5)	$A_V = -1$, $R_L = 50\Omega$	A	25, 85	50	60	-	mA
		A	-40	28	42	-	mA
Output Short Circuit Current		В	25	-	90	-	mA
Closed Loop Output Impedance		В	25	-	0.2	-	Ω

Electrical Specifications $V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_F = 510\Omega$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 4) TEST LEVEL	TEMP.	MIN	TYP	MAX	UNITS
Second Harmonic Distortion	10MHz	В	25	-	-51	-	dBc
$(V_{OUT} = 2V_{P-P}, Note 5)$	20MHz	В	25	-	-46	-	dBc
Third Harmonic Distortion	10MHz	В	25	-	-63	-	dBc
$(V_{OUT} = 2V_{P-P}, Note 5)$	20MHz	В	25	-	-56	-	dBc
TRANSIENT CHARACTERISTICS A _V = +2	(Note 3), Unless Otherwise	Specified					
Rise and Fall Times	A _V = +1	В	25	-	1.0	-	ns
$(V_{OUT} = 0.5V_{P-P}, Note 3)$	A _V = -1	В	25	-	-	-	ns
	A _V = +2	В	25	-	0.8	-	ns
Overshoot	A _V = +1, +OS	В	25	-	5	-	%
$(V_{OUT} = 0.5V_{P-P}, V_{IN} t_{RISE} = 1ns, Notes 3, 6)$	A _V = +1, -OS	В	25	-	11	-	%
,	A _V = -1, +OS	В	25	-	7	-	%
	A _V = -1, -OS	В	25	-	8	-	%
	A _V = +2, +OS	В	25	-	5	-	%
	A _V = +2, -OS	В	25	-	10	-	%
Slew Rate	A _V = +1, +SR	В	25	-	1230	-	V/µs
$(V_{OUT} = 5V_{P-P} \text{ at } A_V = +2, -1, V_{OUT} = 4V_{P-P}, \text{ at } A_V = +1,$	A _V = +1, -SR	В	25	-	1350	-	V/μs
Notes 3, 5)	A _V = -1, +SR	В	25	-	2500	-	V/μs
	A _V = -1, -SR	В	25	-	1900	-	V/µs
	A _V = +2, +SR	В	25	-	1700	-	V/µs
	A _V = +2, -SR	В	25	-	1700	-	V/μs
Settling Time	To 0.1%	В	25	-	23	-	ns
(V _{OUT} = +2V to 0V Step, Note 5)	To 0.05%	В	25	-	30	-	ns
	To 0.025%	В	25	-	37	-	ns
Overdrive Recovery Time	$V_{IN} = \pm 2V$	В	25	-	8.5	-	ns
VIDEO CHARACTERISTICS A _V = +2 (Note	e 3), Unless Otherwise Spec	cified					
Differential Gain	$R_L = 150\Omega$	В	25	-	0.02	-	%
(f = 3.58MHz)	$R_L = 75\Omega$	В	25	-	0.03	-	%
Differential Phase	$R_L = 150\Omega$	В	25	-	0.03	-	Degrees
(f = 3.58MHz)	$R_L = 75\Omega$	В	25	-	0.06	-	Degrees
POWER SUPPLY CHARACTERISTICS							
Power Supply Range		С	25	±4.5	-	±5.5	V
Power Supply Current (Note 5)		Α	25	-	5.8	6.1	mA/Op Amp
		А	Full	-	5.9	6.3	mA/Op Amp

NOTES:

- 3. The optimum feedback resistor depends on closed loop gain. See the "Optimum Feedback Resistor" table in the Application Information section for details.
- 4. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
- 5. See Typical Performance Curves for more information.
- 6. Undershoot dominates for output signal swings below GND (e.g., 2V_{P-P}), yielding a higher overshoot limit compared to the V_{OUT} = 0V to 2V condition. See the "Application Information" section for details.

Application Information

Performance

The amplifiers comprising the HFA1305 are high frequency current feedback amplifiers. As such, they are sensitive to feedback capacitance which destabilizes the op amp and causes overshoot and peaking. Unfortunately, the standard triple op amp pinout places the amplifier's output next to its inverting input, thus making the package capacitance an unavoidable parasitic feedback capacitor.

Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R_F. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and R_F, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R_F. The HFA1305 design is optimized for $R_F = 510\Omega$ (SOIC) at a gain of +2. Decreasing RF decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback causes the same problems due to the feedback impedance decrease at higher frequencies). However, at higher gains the amplifier is more stable so RF can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended R_F values for various gains, and the expected bandwidth. For good channel-to-channel gain matching, it is recommended that all resistors (termination as well as gain setting) be $\pm 1\%$ tolerance or better.

OPTIMUM FEEDBACK RESISTOR

GAIN (A _{CL})	R _F (Ω) SOIC	BANDWIDTH (MHz) SOIC
-1	360	420
+1	464 (+R _S = 649)	375
+2	510	560
+5	200	330
+10	180	140

Non-inverting Input Source Impedance

For best operation, the DC source impedance seen by the non-inverting input should be $\geq 50\Omega.$ This is especially important in inverting gain configurations where the non-inverting input would normally be connected directly to GND.

Pulse Undershoot

The HFA1305 utilizes a quasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion

for signals swinging below ground, and an increased undershoot on the negative portion of the output waveform (see Figure 6). This undershoot isn't present for small bipolar signals, or large positive signals (see Figure 4 and Figure 5).

PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value ($10\mu F$) tantalum in parallel with a small value ($0.1\mu F$) chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance, parasitic or planned, connected to the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground at the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and eventual instability. To reduce this capacitance the designer should remove the ground plane under traces connected to -IN, and keep connections to -IN as short as possible.

An example of a good high frequency layout is the Evaluation Board shown in Figure 3.

Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor (R_S) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the $R_{\mbox{\scriptsize S}}$ and $C_{\mbox{\scriptsize L}}$ combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 R_S and C_L form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 560MHz. By decreasing R_S as C_L increases (as illustrated in the curve), the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth still decreases as the load capacitance increases.




FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

Evaluation Board

The performance of the HFA1305IB (SOIC) may be evaluated using the HA5025 Evaluation Board and a SOIC to DIP adaptor like the Aries Electronics Part Number 14-350000-10.

The schematic for the SOIC amplifier 1 and the HA5025EVAL board layout are shown in Figure 2 and Figure 3. Resistors $R_{\text{F}},\,R_{\text{G}},\,\text{and}\,+R_{\text{S}}$ may require a change to values applicable to the HFA1305IB.

To order evaluation board (part number HA5025EVAL), please contact your local sales office.





FIGURE 2. EVALUATION BOARD SCHEMATIC FOR SOIC

TOP LAYOUT



BOTTOM LAYOUT




FIGURE 3. EVALUATION BOARD LAYOUT FOR SOIC

Typical Performance Curves $V_{SUPPLY} = \pm 5V$, $T_A = 25^{o}C$, $R_F = Value$ From the Optimum Feedback Resistor Table, $R_L = 100\Omega$, Unless Otherwise Specified




FIGURE 4. SMALL SIGNAL PULSE RESPONSE




FIGURE 6. LARGE SIGNAL BIPOLAR PULSE RESPONSE




FIGURE 8. LARGE SIGNAL POSITIVE PULSE RESPONSE




FIGURE 5. LARGE SIGNAL POSITIVE PULSE RESPONSE




FIGURE 7. SMALL SIGNAL PULSE RESPONSE




FIGURE 9. LARGE SIGNAL BIPOLAR PULSE RESPONSE

Typical Performance Curves $V_{SUPPLY} = \pm 5V$, $T_A = 25^{o}C$, $R_F = Value$ From the Optimum Feedback Resistor Table, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)




FIGURE 10. SMALL SIGNAL PULSE RESPONSE




FIGURE 12. FREQUENCY RESPONSE




FIGURE 14. GAIN FLATNESS




FIGURE 11. LARGE SIGNAL BIPOLAR PULSE RESPONSE




FIGURE 13. FREQUENCY RESPONSE vs FEEDBACK RESISTOR




FIGURE 15. GAIN FLATNESS vs FEEDBACK RESISTOR

Typical Performance Curves $V_{SUPPLY} = \pm 5V$, $T_A = 25^{o}C$, $R_F = Value$ From the Optimum Feedback Resistor Table, $R_L = 100\Omega$, Unless Otherwise Specified **(Continued)**




FIGURE 16. ALL HOSTILE CROSSTALK




FIGURE 18. OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 17. SETTLING RESPONSE




FIGURE 19. SUPPLY CURRENT vs SUPPLY VOLTAGE

Die Characteristics

DIE DIMENSIONS

79 mils x 118 mils $2000\mu\text{m} \ x \ 3000\mu\text{m}$

METALLIZATION

Type: Metal 1: AICu(2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ

Type: Metal 2: AlCu(2%)

Thickness: Metal 2: 16kÅ ±0.8kÅ

SUBSTRATE POTENTIAL (POWERED UP)

Floating (Recommend Connection to V-)

PASSIVATION

Type: Nitride


Thickness: 4kÅ ±0.5kÅ

TRANSISTOR COUNT


240

Metallization Mask Layout

HFA1305



Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C)
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MIN MAX	
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	1	4	14		7
α	0°	8º	0°	8°	-

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com