

HI1171

August 1997

8-Bit, 40 MSPS, High Speed D/A Converter

<i>Features</i>	
• Throughpo	ut Rate 40MHz
 Resolution 	n
 Integral Li 	nearity Error 0.25 LSE
• Low Glitch	n Noise
Single Sup	oply Operation
• Low Powe	r Consumption (Max) 80mW
• Evaluation	Poord Available (UI1171 EV)

- Evaluation Board Available (HI1171-EV)
- Direct Replacement for the Sony CXD1171

Applications

- Wireless Telecommunications
- Signal Reconstruction
- · Direct Digital Synthesis
- Imaging
- · Presentation and Broadcast Video
- Graphics Displays
- Signal Generators

Description

The HI1171 is an 8-bit, 40MHz, high speed D/A converter. The converter incorporates an 8-bit input data register with blanking capability, and current outputs. The HI1171 features low glitch outputs. The architecture is a current cell arrangement to provide low linearity errors.


The HI1171 is available in an Industrial temperature range and is offered in a 24 lead (200 mil) SOIC plastic package.

For dual version, please refer to the HI1177 Data Sheet. For triple version, please refer to the HI1178 Data Sheet.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
HI1171JCB	-40 to 85	24 Ld SOIC	M24.2-S	
HI1171-EV	25	Evaluation Board		

Pinout



Typical Application Circuit



Functional Block Diagram (LSB) D0 D1 D2 D3 DECODER 8-BIT 2 LSBs CURRENT CELLS ♥I_{OUT2} LATCH D4 6 MSBs CURRENT CELLS OUT1 D5 ٧G DECODER D6 V_{REF} (MSB) D7 **CURRENT CELLS** IREF (FOR FULL SCALE) BLNK **BIAS VOLTAGE** ۷B **GENERATOR** CLOCK GENERATOR CLK

Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C	C/W)
SOIC Package	9	98
Maximum Junction Temperature, Plastic Package		150°C
Maximum Storage Temperature Range6	35°C to	150°C
Maximum Lead Temperature (Soldering 10s)		300°C
(SOIC - Lead Tips Only)		

Operating Conditions

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE					
Resolution, n		-	8	-	Bits
Integral Linearity Error, INL	f _S = 40MHz (End Point)	-0.5	-	1.3	LSB
Differential Linearity Error, DNL	f _S = 40MHz	-	-	±0.25	LSB
Offset Error, V _{OS}	(Note 2)	-	-	1	mV
Full Scale Error, FSE (Adjustable to Zero)	(Note 2)	-	-	±13	LSB
Full Scale Output Current, I _{FS}		-	10	15	mA
Full Scale Output Voltage, V _{FS}		1.9	2.0	2.1	V
Output Voltage Range, V _{FSR}		0.5	2.0	2.1	V
DYNAMIC CHARACTERISTICS		•		•	•
Throughput Rate	See Figure 7	40.0	-	-	MHz
Glitch Energy, GE	R _{OUT} = 75Ω	-	30	-	pV-s
Differential Gain, ∆A _V (Note 3)		-	1.2	-	%
Differential Phase, Δφ (Note 3)		-	0.5	-	Degree
REFERENCE INPUT		•	•	•	•
Voltage Reference Input Range		0.5	-	2.0	V
Reference Input Resistance	(Note 3)	1.0	-	-	ΜΩ
DIGITAL INPUTS		•	•		
Input Logic High Voltage, VIH	(Note 3)	3.0	-	-	V
Input Logic Low Voltage, V _{IL}	(Note 3)	-	-	1.5	V
Input Logic Current, I _{IL} , I _{IH}	(Note 3)	-	-	±5.0	μΑ
Digital Input Capacitance, CIN	(Note 3)	-	5.0	-	pF
TIMING CHARACTERISTICS	TIMING CHARACTERISTICS				
Data Setup Time, t _{SU}	See Figure 1	5	-	-	ns
Data Hold Time, t _{HLD}	See Figure 1	10	-	-	ns

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Time, t _{PD}	See Figure 9	-	10	-	ns
Settling Time, t _{SET} (to ¹ / ₂ LSB)	See Figure 1	-	10	15	ns
CLK Pulse Width, t _{PW1} , t _{PW2}	See Figure 1	12.5	-	-	ns
POWER SUPPLY CHARACTERISITICS					
IAV _{DD}	14.3MHz, at Color Bar Data Input	-	10.9	11.5	mA
IDV _{DD}	14.3MHz, at Color Bar Data Input	-	4.2	4.8	mA
Power Dissipation	200Ω load at 2V _{P-P} Output	-	-	80	mW

NOTES:

- 2. Excludes error due to external reference drift.
- 3. Parameter guaranteed by design or characterization and not production tested.
- 4. Electrical specifications guaranteed only under the stated operating conditions.

Timing Diagram





FIGURE 1.

Typical Performance Curves






FIGURE 2. OUTPUT FULL SCALE VOLTAGE vs REFERENCE VOLTAGE

FIGURE 3. OUTPUT RESISTANCE vs GLITCH ENERGY




FIGURE 4. OUTPUT FULL SCALE VOLTAGE vs AMBIENT TEMPERATURE

Pin Descriptions

24 PIN SOIC	PIN NAME	PIN DESCRIPTION
1-8	D0(LSB) thru D7(MSB)	Digital Data Bit 0, the Least Significant Bit thru Digital Data Bit 7, the Most Significant Bit.
9	BLNK	Blanking Line, used to clear the internal data register to the zero condition when High, normal operation when Low.
10, 13	DV _{SS}	Digital Ground.
11	VB	Voltage Bias, connect a 0.1μF capacitor to DV _{SS} .
12	CLK	Data Clock Pin 100kHz to 40MHz.
14	AV _{SS}	Analog Ground.
15	IREF	Current Reference, used to set the current range. Connect a resistor to AV _{SS} that is 16 times greater than the resistor on I _{OUT1} . (See Typical Applications Circuit).
16	V _{REF}	Input Reference Voltage used to set the output full scale range.

Pin Descriptions (Continued)

24 PIN SOIC	PIN NAME	PIN DESCRIPTION
17	VG	Voltage Ground, connect a 0.1μF capacitor to AV _{DD} .
18, 19, 22	AV _{DD}	Analog Supply 4.75V to 7V.
20	I _{OUT1}	Current Output Pin.
21	I _{OUT2}	Current Output pin used for a virtual ground connection. Usually connected to AV _{SS} .
23, 24	DV _{DD}	Digital Supply 4.75V to 7V.

Detailed Description

The HI1171 is an 8-bit, current out D/A converter. The DAC can convert at 40MHz and run on a single +5V supply. The architecture is an encoded, switched current cell arrangement.

Voltage Output Mode

The output current of the HI1171 can be converted into a voltage by connecting an external resistor to I_{OUT1}. To calculate the output resistor use the following equation:

$$R_{OUT} = V_{FS} / I_{FS}$$

where V_{FS} can range from +0.5V to +2.0V and I_{FS} can range from 0mA to 15mA.

In setting the output current the I_{REF} pin should have a resistor connected to it that is 16 times greater than the output resistor:

$$R_{REF} = 16 \times R_{OUT}$$

As the values of both R_{OUT} and R_{REF} increase, power consumption is decreased, but glitch energy and output settling time is increased.

Clock Phase Relationship

The internal latch is closed when the clock line is high. The latch can be cleared by the BLNK line. When BLNK is set (HIGH) the contents of the internal data latch will be cleared. When BLNK is low data is updated by the CLK.

Noise Reduction

To reduce power supply noise separate analog and digital power supplies should be used with $0.1\mu F$ ceramic capacitors placed as close to the body of the HI1171 as possible. The analog (AV_{SS}) and digital (DV_{SS}) ground returns should be connected together back at the power supply to ensure proper operation from power up.

Test Circuits




FIGURE 5. MAXIMUM CONVERSION SPEED TEST CIRCUIT

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Test Circuits (Continued) (LSB) D0 20 DVM CONTROLLER AV_{DD} $\mathbf{200}\Omega$ D7 $\textbf{0.1}\mu\textbf{F}$ BLK V_{REF} 16 **0.1**μF AV_{SS} IREF 15 CLK 40MHz CLK SQUARE WAVE $\mathbf{3.3k}\Omega$ FIGURE 6. DC CHARACTERISTICS TEST CIRCUIT (LSB) D0 20 OSCILLOSCOPE AV_{DD} ٧G 200Ω D7 **0.1**μ**F** BLK VREF FREQUENCY DEMULTIPLIER 16 AVSS IREF 15 CLK 10MHz CLK SQUARE WAVE $3.3k\Omega$ FIGURE 7. PROPAGATION DELAY TIME TEST CIRCUIT (LSB) D0 20 8-BIT COUNTER WITH LATCH **OSCILLOSCOPE** AV_{DD} **≶** 75Ω D7 8 $0.1 \mu F$ BLK V_{REF} **DELAY 0.1**μ**F** CONTROLLER AVSS I_{REF} 15 CLK **DELAY** 1MHz CONTROLLER CLK SQUARE WAVE 1.2k Ω FIGURE 8. SET UP HOLD TIME AND GLITCH ENERGY TEST CIRCUIT