

Data Sheet March 2000 File Number 4822.1

# 3V 10-Bit, 20MSPS A/D Converter with Internal Voltage Reference

The HI3300 is a monolithic, 10-bit analog-to-digital converter fabricated in an advanced CMOS process. It is designed for high speed applications where integration, bandwidth and accuracy are essential. The HI3300 features a 2-step parallel architecture to allow the system designer to realize an increased level of system integration resulting in decreased cost and power dissipation.

The HI3300 has excellent dynamic performance while consuming less than 40mW power at 20MSPS. The A/D only requires a single +3.0V power supply.

## **Ordering Information**

| PART<br>NUMBER | TEMP.<br>RANGE<br>(°C) | PACKAGE    |           | SAMPLING<br>RATE<br>(MSPS) |
|----------------|------------------------|------------|-----------|----------------------------|
| HI3300IN       | -40 to 85              | 48 Ld LQFP | Q48.7x7-S | 20                         |


#### **Features**

| • Sampling Rate20MSPS                          |
|--|
| • Low Power at 20MSPS                          |
| Power Down Mode 3mW                            |
| Wide Full Power Input Bandwidth100MHz          |
| On-Chip Sample and Hold Amplifiers             |
| • Single Supply Voltage Operation +2.7V - 3.3V |


### **Applications**

- · Wireless Local Loop
- PSK and QAM I&Q Demodulators
- Medical Imaging
- · Wireless Communications Systems
- · Battery Powered Instruments

#### **Pinout**



# **Block Diagram**



### **Absolute Maximum Ratings**

| Supply Voltage (AV <sub>DD</sub> ) AV <sub>SS</sub> -0.5V  | to 4.5V  |
|--|----------|
| (DV <sub>DD</sub> )DV <sub>SS</sub> -0.5V  | to 4.5V  |
| Reference Voltage (V <sub>RT</sub> , V <sub>RB</sub> ) AV <sub>DD</sub> +0.5V to AV <sub>S</sub>       | S -0.5V  |
| Input Voltage (Analog) (V <sub>IN</sub> ) AV <sub>DD</sub> +0.5V                                       | to -0.5V |
| Input Voltage (Digital) (V <sub>IH</sub> , V <sub>IL</sub> ) AV <sub>DD</sub> +0.5V to AV <sub>S</sub> | S -0.5V  |
| Output Voltage (Digital) (VOH, VOI ) DVDD +0.5V to DVs   | s -0.5V  |

### **Operating Conditions**

| Temperature Range40°C to 85°C   |
|---|
| Supply Voltage Range (AV <sub>DD</sub> , AV <sub>SS</sub> ) 3.0V to $\pm 0.3$ V           |
| (DV <sub>DD</sub> , DV <sub>SS</sub>  |
| DV <sub>SS</sub> - AV <sub>SS</sub>   |
| Reference Input Voltage (V <sub>RB</sub> ) 0.3 AV <sub>DD</sub> to 0.5 AV <sub>DD</sub> V |
| (V <sub>RT</sub> )  |
| Analog Input (V <sub>IN</sub> ) 0.9 Vp-p or More  |
| Clock Pulse Width (t <sub>PW1</sub> ), (t <sub>PW0</sub> ) 25ns (Min)                     |
| Operating Ambient Temperature (T <sub>OPR</sub> )40°C to 85°C                             |

### **Thermal Information**

| Thermal Resistance (Typical, Note 1)     | $\theta_{JA}$ (°C/W)                   |
|--|--|
| 48 Ld LQFP                               | 122                                    |
| Maximum Junction Temperature             | 150 <sup>0</sup> C                     |
| Maximum Storage Temperature Range65      | 5 <sup>0</sup> C to 150 <sup>0</sup> C |
| Maximum Lead Temperature (Soldering 10s) | 300°C                                  |
| (Lead Tips Only)                         |  |
|  |  |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

1.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

# **Electrical Specifications** $f_C = 20MSPS$ , $AV_{DD} = 3V$ , $DV_{DD} = 3V$ , $V_{RB} = 1V$ , $V_{RT} = 2V$ , $T_A = 25^{\circ}C$


| PARAMETER                    |              | SYMBOL             | co  | NDITIONS                                       | MIN. | TYP. | MAX. | UNIT |  |
|------------------------------|--------------|--------------------|---|--|------|------|------|------|--|
| Maximum Conversion Rate      |              | f <sub>C</sub> max | f <sub>IN</sub> = 1.0kHz Triangular Wave Input                          |  | 20   | -    | -    | MSPS |  |
| Minimum Conversion Rate      |              | f <sub>C</sub> min |   |  | -    | -    | 0.5  |      |  |
| Supply Voltage               | Analog       | IA <sub>DD</sub>   | f <sub>IN</sub> = 1.0kHz Triang   | f <sub>IN</sub> = 1.0kHz Triangular Wave Input |      | 12   | -    | mA   |  |
|                              | Digital      | ID <sub>DD</sub>   | BE = High   |  | -    | 1.0  | -    |      |  |
| Standby Current              | Analog       | IA <sub>ST</sub>   | CE = AV <sub>DD</sub>   |  | -    | 1.0  | -    | mA   |  |
|                              | Digital      | ID <sub>ST</sub>   |   |  | -    | 1.0  | -    | μА   |  |
| Reference Pin Cu             | irrent 1     | I <sub>RT1</sub>   | VRTS, VRBS: Ope   | n Between V <sub>RT</sub> and V <sub>RB</sub>  | -    | 100  | -    | μА   |  |
|                              |              | I <sub>RB1</sub>   |   |  | -    | -100 | -    |      |  |
| Reference Pin Cu             | ırrent 2     | I <sub>RT2</sub>   | BE = AV <sub>DD</sub> Between V <sub>RTC</sub> and V <sub>RBC</sub>     |  | -    | 2    | -    | mA   |  |
|                              |              | I <sub>RB2</sub>   |   |  | -    | -2   | -    |      |  |
| Analog Input Band            |              | BW                 | -1dB  |  | -    | TBD  | -    | MHz  |  |
| Analog Input Capacitance     |              | C <sub>IN</sub>    |   |  | -    | 10   | -    | pF   |  |
| Reference Resistance Value 1 |              | R <sub>REF1</sub>  | Between $V_{RTS}$ and $V_{RT},V_{RT}$ and $V_{RB},V_{RB}$ and $V_{RBS}$ |  | -    | 10k  | -    | Ω    |  |
| Reference Resist             | ance Value 2 | R <sub>REF2</sub>  | Between V <sub>RTC</sub> and V <sub>RBC</sub>                           |  | -    | 500  | -    | Ω    |  |
| Offset Voltage               |              | EOT                | EOT = Theoretical Value - Measured Value                                |  | -    | TBD  | -    | mV   |  |
|                              |              | EOB                | EOB = Measured Value - Theoretical Value                                |  | -    | TBD  | -    |      |  |
| Digital Input Volta          | ige          | V <sub>IH</sub>    | A <sub>VDD</sub> = 2.7 to 3.3V  |  | 0.7  | -    | -    | V    |  |
|                              |              | V <sub>IL</sub>    |   |  | -    | -    | 0.2  |      |  |
| Analog Input Current         |              | A <sub>IH</sub>    | V <sub>IN</sub> = 2V  |  | -    | 20   | -    | μА   |  |
|                              |              | A <sub>IL</sub>    | V <sub>IN</sub> = 1V  |  | -    | -20  | -    | 1    |  |
| Digital Input Curre          | ent          | I <sub>IH</sub>    | AV <sub>DD</sub> = 3.3V   | V <sub>IH</sub> - AV <sub>DD</sub>             | -    | -    | 5    | μА   |  |
|                              |              | I <sub>IL</sub>    |   | V <sub>IL</sub> = AV <sub>SS</sub>             | -    | -    | 5    |      |  |

# HI3300

# $\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{f}_{C} = 20 \text{MSPS, AV}_{DD} = 3 \text{V, DV}_{DD} = 3 \text{V, V}_{RB} = 1 \text{V, V}_{RT} = 2 \text{V, T}_{A} = 25 ^{o} \text{C} \hspace{0.5cm} \textbf{(Continued)}$

| PARAMETER                       | SYMBOL               | С                              | ONDITIONS MIN.                           |     | TYP. | MAX. | UNIT |
|---------------------------------|----------------------|--------------------------------|--|-----|------|------|------|
| Digital Output Current          | I <sub>OH</sub>      | OE = AV <sub>SS</sub>          | V <sub>OH</sub> = DV <sub>DD</sub> -0.4V | 1.0 | -    | -    | mA   |
|                                 | $I_{OL}$ $DV_{DD} =$ | DV <sub>DD</sub> = 2.7V        | V <sub>OL</sub> = 0.4V                   | 1.0 | -    | -    |      |
| Digital Output Current          | I <sub>OZH</sub>     | OE = AV <sub>DD</sub>          | $V_{OH} = DV_{DD}$                       | -   | -    | 1.0  | μА   |
|                                 | l <sub>OZL</sub>     | DV <sub>DD</sub> = 3.3V        | V <sub>OL</sub> = 0V                     | -   | -    | 1.0  |      |
| Three-State Output Disable time | t <sub>PEZ</sub>     | Clock not Synchro<br>Impedance | nized for Active → High                  | -   | 2    | -    | ns   |
| Three-State Output Enable Time  | t <sub>PEZ</sub>     | Clock not Synchron<br>Active   | nized For High Impedance →               | -   | 2    | -    | ns   |
| Integral Nonlinearity Error     | EL                   |                                |  | -   | ±1.0 | -    | LSB  |
| Differential Nonlinearity Error | E <sub>D</sub>       |                                |  | -   | ±0.5 | -    | LSB  |
| Differential Gain Error         | DG                   | NTSC 40 IRE Mod                | Ramp, f <sub>C</sub> = 14.3MSPS          | -   | TBD  | -    | %    |
| Differential Phase Error        | DP                   | 7                              |  | -   | TBD  | -    | Deg  |
| Output Data Delay               | t <sub>DL</sub>      | C <sub>L</sub> = 20pF          |  | -   | 3    | -    | ns   |
| Sampling Delay                  | t <sub>SD</sub>      |                                |  | -   | 2    | -    | ns   |
| SNR                             | SNR                  | f <sub>IN</sub> = 100kHz       |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 500kHz       |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 1MHz         |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 3MHz         |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 7MHz         |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 10MHz        |  | -   | TBD  | -    | dB   |
| SFDR                            | SFDR                 | f <sub>IN</sub> = 100kHz       |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 500kHz       |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 1MHz         |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 3MHz         |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 7MHz         |  | -   | TBD  | -    | dB   |
|                                 |                      | f <sub>IN</sub> = 10MHz        |  | -   | TBD  | -    | dB   |

# **Timing Diagrams**



NOTE: o: Indicates point at which analog data is sampled.

FIGURE 1. TIMING CHART 1




FIGURE 2. TIMING CHART 2

# Pin Description

| PIN NO.                       | SYMBOL           | EQUIVALENT CIRCUIT                                 | DESCRIPTION  |
|-------------------------------|------------------|--|--|
| 1 to 5 8 to 12                | D0 to D9         | DV <sub>DD</sub> DV <sub>SS</sub>                  | D0 (LSB) to D9 (MSB) output.   |
| 6, 48                         | DV <sub>SS</sub> |  | Digital Ground.  |
| 7, 47                         | DV <sub>DD</sub> |  | Digital Power.   |
| 13                            | ТО               |  | Test signal output. High impedance when TS = high.   |
| 14                            | TIN              |  | Test signal input. Normally fixed to $AV_{DD}$ or $AV_{SS}.$                               |
| 15                            | RESET            | AV <sub>DD</sub> (15)  AV <sub>SS</sub>            | Calibration circuit reset and startup calibration restart.                                 |
| 16, 25, 34, 4,<br>46          | AV <sub>SS</sub> |  | Analog Ground.   |
| 17, 21, 26, 35,<br>40, 43, 45 | AV <sub>DD</sub> |  | Analog Power   |
| 18                            | TEST<br>MODE     | AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>SS</sub> | N/C<br>Do not use.   |
| 19                            | LINV             | AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>SS</sub> | Output Inversion. High: D0 to D8 are inverted and output. Low: D0 to D8 are normal output. |

# Pin Description (Continued)

| PIN NO. | SYMBOL | EQUIVALENT CIRCUIT                                 | DESCRIPTION  |
|---------|--------|--|--|
| 20      | MINV   | AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>SS</sub> | Output Inversion. High: D9 is inverted and output. Low: D9 is Normal output. |
| 22      | CLK    | AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>SS</sub> | Clock Input.   |
| 23      | OE     | AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>SS</sub> | D0 to D9 Output Enable. Low: Output Active. High: High Impedance state.      |
| 24      | CE     | AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>SS</sub> | Chip Enable. Low: Active state. High: Standby state.                         |

# Pin Description (Continued)

| PIN NO. | SYMBOL | EQUIVALENT CIRCUIT   | DESCRIPTION  |
|---------|--------|--|--|
| 27      | VRTS   | AV. A  | Self bias (Reference top).                                       |
| 28      | VRT    | AV <sub>DD</sub>   | Reference top.   |
| 29      | VRTC   | <u></u>  | Reference top output.  |
| 30      | VRMC   | 27 <del></del>   | Reference middle output.   |
| 31      | VRBC   | <del> </del>   | Reference bottom output.   |
| 32      | VRB    | AV <sub>SS</sub>   | Reference bottom.  |
| 33      | VRBS   | <sup>AV</sup> DD $\triangle$   | Self bias (reference bottom).                                    |
| 36      | BE     | AV <sub>SS</sub> AV <sub>DD</sub> AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>DD</sub> AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>DD</sub> AV | Bias enable.   |
| 37      | TSTR   |  | Test signal input. Tie to AV <sub>DD</sub> or AV <sub>SS</sub> . |

# Pin Description (Continued)

| PIN NO. | SYMBOL | EQUIVALENT CIRCUIT                                 | DESCRIPTION   |
|---------|--------|--|---|
| 44      | AT     |  | No Connect  |
| 38      | VIN    | AV <sub>DD</sub> AV <sub>SS</sub> V                | Analog input.   |
| 42      | CAL    | AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>SS</sub> | Calibration pulse input.                                |
| 39      | TS     |  | Test signal input. Normally fixed to AV <sub>DD</sub> . |

# Digital Output

The following table shows the correlation between the analog input voltage and the digital output code (TESTMODE = 1, LINV, MINV = 0).

TABLE 1.

| INPUT SIGNAL |      | DIGITAL OUTPUT CODE |
|--------------|------|---------------------|
| VOLTAGE      | STEP | MSB LSB             |
| VRT          | 1023 | 111111111           |
| •            | •    | •                   |
| •            | •    | •                   |
| •            | •    | •                   |
| •            | •    | •                   |
| •            | 512  | 1000000000          |
| •            | 511  | 011111111           |
| •            | •    | •                   |
| •            | •    | •                   |
| •            | •    | •                   |
| •            | •    | •                   |
| •            |      |                     |
| VRB          | 0    | 000000000           |

The following table shows the output state for the combination of TESTMODE, LINV, and MINV states.


TABLE 2.

| TEST<br>MODE | LINV | MINV | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 |
|--------------|------|------|----|----|----|----|----|----|----|----|----|----|
| 1            | 0    | 0    | Р  | Р  | Р  | Р  | Р  | Р  | Р  | Р  | Р  | Р  |
| 1            | 1    | 0    | N  | N  | N  | N  | N  | N  | N  | N  | N  | Р  |
| 1            | 0    | 1    | Р  | Р  | Р  | Р  | Р  | Р  | Р  | Р  | Р  | N  |
| 1            | 1    | 1    | N  | N  | N  | N  | N  | N  | N  | N  | N  | N  |
| 0            | 0    | 0    | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  |
| 0            | 1    | 0    | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 0  |
| 0            | 0    | 1    | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 1  |
| 0            | 1    | 1    | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  |

NOTE: P: Forward-phase output; N: Inverted output.

# **Application Circuit 1**


When not using self-bias and the internal bias circuits and supplying the reference voltage from an external source.



NOTE: Application circuits shown are typical examples illustrating the operation of the devices. Intersil cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

# **Application Circuit 2**


When not using self-bias circuit, using only the internal bias circuit, and supplying the reference voltage from an external source.



NOTE: Application circuits shown are typical examples illustrating the operation of the devices. Intersil cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

# **Application Circuit 3**

When not using self bias circuit, using only the internal bias circuit, and supplying the reference voltage from an external source.



NOTE: Application circuits shown are typical examples illustrating the operation of the devices. Intersil cannot assume responsibility for any problems arising out of these use of the circuits or for any infringement of third party patent and other right due to same.

#### Calibration Function

### Activating Startup Calibration

To achieve superior linearity, the HI3300 has a built-in calibration circuit. Startup calibration must be activated when the power supply and reference voltage have risen and stabilized. Care should be taken as only the upper five bits may be output in the worst case if startup calibration is not activated.

Startup calibration can be activated either at the rise of the RESET pin (Pin 15) or at the fall of the CE pin (Pin 24). The startup calibration activation method for each case is shown in Figure 3.

As shown in the Figure 3, startup calibration must be activated after the supply voltage has risen and stabilized (full scale of 90% or more). After activation, startup calibration is performed for an interval of about 33,000 clocks. Therefore, care should be taken as the output data during this interval (about 2.3ms at 14.3MHz) cannot be used.

#### Calibration Pulse Supply

The IC's operating status with changes due to fluctuations in the supply voltage and ambient temperature during use can be constantly monitored and then compensated appropriately by inputting a pulse at regular intervals to the CAL pin (Pin 41). Figure 4 shows the timing chart.




FIGURE 3. STARTUP CALIBRATION ACTIVATION METHODS





FIGURE 4. CALIBRATION TIMING CHART

Calibration starts when the fall of the pulse input to the CAL pin (Pin 41) is detected at the clock rise. At this time, the comparator is used in an exclusive manner for a four clock interval. So, the output data holds the immediately previous data for a four clock interval after seven clocks from the rise


of the clock where the fall of the calibration pulse was detected, and then the data during this interval is missing.

Therefore, the effects of this function can be avoided by inputting a sync or other signal as the calibration pulse so that calibration is performed outside of the interval of the actually used video signal. An input example is shown below.

### Input ever H Sync



### Input ever V Sync




### Latch-up

Ensure that the AVDD and DVDD pins share the same power supply on a board to prevent latch-up which may be caused by power-ON time lag.

### Board

To obtain full-expected performance from this IC, be sure that the mounting board has a large ground pattern for lower impedance. It is recommended that the IC be mounted on a board without using a socket to evaluate its characteristics adequately.

### Metric Plastic Quad Flatpack Packages (MQFP/PQFP)



Q48.7x7-S 48 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE

|        | INC   | HES   | MILLIM |      |       |
|--------|-------|-------|--------|------|-------|
| SYMBOL | MIN   | MAX   | MIN    | MAX  | NOTES |
| Α      | 0.056 | 0.066 | 1.40   | 1.70 | -     |
| A1     | 0.000 | 0.007 | 0.00   | 0.20 | -     |
| В      | 0.006 | 0.010 | 0.15   | 0.26 | 5     |
| D      | 0.347 | 0.362 | 8.80   | 9.20 | 2     |
| D1     | 0.272 | 0.279 | 6.90   | 7.10 | 3, 4  |
| Е      | 0.347 | 0.362 | 8.80   | 9.20 | 2     |
| E1     | 0.272 | 0.279 | 6.90   | 7.10 | 3, 4  |
| L      | 0.012 | 0.027 | 0.30   | 0.70 | -     |
| N      | 4     | 8     | 4      | 6    |       |
| е      | 0.020 | BSC   | 0.500  | -    |       |

Rev. 1 4/95

#### NOTES:

- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 2. Dimensions D and E to be determined at seating plane -C-
- 3. Dimensions D1 and E1 to be determined at datum plane
- 4. Dimensions D1 and E1 do not include mold protrusion.
- 5. Dimension B does not include dambar protrusion.
- 6. "N" is the number of terminal positions.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

### Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE** 

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111

TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029