Initial Release

250V Low Charge Injection 8-Channel High Voltage Analog Switch

Features

- HVCMOS® technology for high performance
- Very low quiescent power dissipation 10μA
- □ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- □ -60dB typical output off isolation at 5MHz
- ☐ CMOS logic circuitry for low power
- Excellent noise immunity
- On-chip shift register, latch and clear logic circuitry
- Flexible high voltage supplies
- Surface mount package available

Applications


- Medical ultrasound imaging
- Piezoelectric transducer drivers
- Inkjet printer heads
- Optical MEMS modules

General Description

The Supertex HV214 is a low charge injection 8-channel high voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as medical ultrasound imaging, piezoelectric transducer drivers, inkjet printer heads and optical MEMS modules.

Input data is shifted into an 8-bit shift register that can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, the latch enable bar should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using HVCMOS® technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g., V_{pp}/V_{NN} : +40V/-210V, +125V/-125V, +210V/-40V.



Ordering Information

	Package Options								
$V_{pp} - V_{NN}$	28-lead plastic chip carrier	48-lead TQFP	Die						
250V	HV214PJ	HV214FG	HV214X						

Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Conditions					
DC Elec	DC Electrical Characteristics (T _A =25° C, over recommended operating conditions unless otherwise noted)										
				55		I _{SIG} =5.0mA	V _{PP} = +40V,				
				49	1	I _{SIG} =200mA	V _{NN} = -210V				
	Constitution of position on an internal			42	Ω	I _{SIG} =5.0mA	$V_{pp} = +125V,$				
R _{ons}	Small signal switch on-resistance			36	54	I _{SIG} =200mA	V _{NN} = -125V				
				38		I _{SIG} =5.0mA	V _{PP} = +210V,				
				32		I _{SIG} =200mA	V _{NN} = -40V				
ΔR_{ONS}	Small signal switch on-resistance			20	%	$I_{SIG} = 5\text{mA}, V_{PP} = +7$	125V, V _{NN} = -125V				
R _{ONL}	Large signal switch on-resistance		23		Ω	$V_{SIG} = V_{PP}$ -10V, I_{SIG}	= 1A				
I _{SOL}	Switch off leakage per switch			10	μА	$V_{SIG} = V_{PP}$ -10V and	V _{NN} +10V				
	DC offset switch off			300	mV	$R_{LOAD} = 100 K\Omega$					
	DC offset switch on			500	mV	$R_{LOAD} = 100 K\Omega$					
I _{PPQ}	Quiescent V _{PP} supply current			50	μА	All switches off					
I _{NNQ}	Quiescent V _{NN} supply current			-50	μА	All switches off					
I _{PPQ}	Quiescent V _{PP} supply current			50	μА	All switches on, I _{sw} = 5mA					
I _{PPQ}	Quiescent V _{NN} supply current			-50	μА	All switches on, I _{sw} = 5mA					
	Switch output peak current			2.0	Α	V _{SIG} duty cycle 0.1%	6				
f _{sw}	Output switch frequency			50	KHz	Duty cycle = 50%					
				7.0		V _{PP} =+40V, V _{NN} =-210V					
I _{PP}	Average V _{PP} supply current			5.0		V _{PP} =+125V, V _{NN} =-125V	All output switches				
				5.0	mA	V _{PP} =+210V, V _{NN} =-40V	are turning On and				
				-7.0]	V _{PP} =+40V, V _{NN} =-210V	Off at 50Khz with no load.				
I _{NN}	Average V _{NN} supply current			-5.0		V _{PP} =+125V, V _{NN} =-125V	no loda.				
				-5.0		V _{PP} =+210V, V _{NN} =-40V					
I _{DDQ}	Quiescent V _{DD} supply current			10	μΑ						
I _{DD}	Average VDD supply Current			4.0	mA	$f_{CLK} = 5MHz, V_{DD} =$	5.0V				
I _{SOR}	Data out source current	0.45			mA	$V_{OUT} = V_{DD}$ -0.7V					
I _{SINK}	Data out sink current	0.45			mA	$V_{OUT} = 0.7V$					
C _{IN}	Logic input capacitance			10	pF						
T _A	Ambient temperature range	0		70	° C						

Electrical Characteristics

Symbol	bol Parameter		Тур	Max	Units	Conditions			
AC Flectrical Characteristics (V =5V T =25° C over recommended operating conditions unless otherwise noted)									

AO LIC	Cirical Characteristics (V _{DD} =5V, I _A	=25 C, 0vei	Tecomin	ended of	eraurig	conditions diffess otherwise noted)
t _{SD}	Set up time before LE* Rises	150			ns	
t _{WLE}	Time width of LE*	150			ns	
t _{DO}	Clock delay time to data out			150	ns	
t _{wcl}	Time width of CL	150			ns	
t _{su}	Set up time data to clock	15	8.0		ns	
t _H	Hold time data from Clock	35			ns	
f _{CLK}	Clock frequency			5.0	MHz	50% duty cycle, $f_{DATA} = f_{CLK}/2$
t _R , t _F	Clock rise and fall times			50	ns	
T _{on}	Turn on time			5.0	μS	$V_{SIG} = V_{PP}$ -10V, R_{LOAD} =10k Ω
T _{OFF}	Turn off time			5.0	μS	$V_{SIG} = V_{PP}$ -10V, R_{LOAD} =10k Ω
				20		$V_{pp} = +40V, V_{NN} = -210V$
dv/dt	Maximum V _{SIG} slew rate			20	V/ns	V _{PP} = +125V, V _{NN} = -125V
				20		$V_{PP} = +210V, V_{NN} = -40V$
ко	Off isolation	-30			- dB	$f = 5.0MHz$, $1K\Omega/15pF$ load
KO	On isolation	-58			ub	$f = 5.0MHz$, 50Ω load
K _{CR}	Switch crosstalk	-60			dB	$f = 5.0MHz, 50\Omega$ load
I _{ID}	Output switch isolation diode current			300	mA	300ns pulse width, 2.0% duty cycle
C _{SG(OFF)}	Off capacitance SW to Gnd	5.0	12	17	pF	OV, f = 1MHz
C _{SG(ON)}	On capacitance SW to Gnd	25	38	50	pF	OV, f = 1MHz
+V _{SPK}				200	m)/	V .40V V 240V B 500
-V _{SPK}				200	- mV	$V_{PP} = +40V, V_{NN} = -210V, R_{LOAD} = 50\Omega$
+V _{SPK}	Output Voltage Spike			200	m)/	V .425V V .425V D .500
-V _{SPK}	Output Voltage Spike			200	- mV	$V_{PP} = +125V, V_{NN} = -125V, R_{LOAD} = 50\Omega$
+V _{SPK}	1			200	\/	V .240V V 40V B 520
-V _{SPK}	1			200	- mV	$V_{PP} = +210V, V_{NN} = -40V, R_{LOAD} = 50\Omega$

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage		-0.5V to +15V
V _{PP} - V _{NN} Supply voltage		260V
V _{PP} Positive high voltage supply	-0.5	5V to V _{NN} +250V
V _{NN} Negative high voltage supp	ly	+0.5V to -260V
Logic input voltages	-0.	5V to V _{DD} +0.3V
Analog Signal Range		V_{NN} to V_{PP}
Peak analog signal current/chai	nnel	2.5A
Storage temperature	-	65°C to +150°C
Power dissipation	28-pin PLCC	1.2W
	48 lead TQFP	1.0W

^{*} Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Operating Conditions

Symbol	Parameter	Value				
V _{DD}	Logic power supply voltage	4.5V to 13.2V				
V _{PP}	Positive high voltage supply	40V to V _{NN} + 250V				
V _{NN}	Negative high voltage supply	-40V to -210V				
V _{IH}	High-level input voltage	V _{DD} -1.5V to V _{DD}				
V _{IL}	Low-level input voltage	0V to 1.5V				
V _{SIG}	Analog signal voltage peak to peak	V _{NN} +10V to V _{PP} -10V				
T _A	Operating free air-temperature	0°C to 70°C				

Power Up/Down Sequence:

- 1 Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
- 2 V_{SIG} must be $V_{NN} \le V_{SIG} \le V_{PP}$ or floating during power up/down transistion.
- 3 Rise and fall times of power supplies $V_{\rm DD}$, $V_{\rm PP}$, and $V_{\rm NN}$ should not be less than 1.0msec.


Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	ĪĒ	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			L					L	L				OFF				
			Н					L	Ш				ON				
				L				L	L					OFF			
				Ι				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	┙								ON
Х	Χ	Х	Χ	Χ	Х	Х	Χ	Н	L			НО	LD PF	REVIO	US ST	ATE	
Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Ι	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF


Notes

- 1. The eight switches operate independently.
- 2. Serial data is clocked in on the L→ H transition CLK.
- The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift register data flows through the latch.
- 4. D_{OUT} is high when switch 7 is on.
- 5. Shift register clocking has no effect on the switch states if $\overline{\mathsf{LE}}$ is H.
- 6. The clear input overrides all other inputs.


Logic Timing Waveforms





Block Diagram



Test Circuits







Pin Configurations

HV214 28 Pin J-Lead Pin Function Pin Function 1 SW3 15 N/C 2 SW3 16 D_{IN} 3 SW2 17 CLK 4 SW2 LE 18 5 SW1 19 CL 6 SW1 20 D_OUT 7 SW₀ 21 SW7 8 SW₀ 22 SW7 9 N/C 23 SW6 10 24 SW6 V_{PP} 11 25 SW5 N/C 12 26 SW5 V_{NN}


27

28

SW4

SW4

Package Outlines



Pin Configurations

HV214 48-Pin TQFP

GND


 V_{DD}

13

14

Pin	Function	Pin	Function
1	SW5	25	V_{NN}
2	N/C	26	N/C
3	SW4	27	N/C
4	N/C	28	GND
5	SW4	29	V_{DD}
6	N/C	30	N/C
7	N/C	31	N/C
8	SW3	32	N/C
9	N/C	33	D_IN
10	SW3	34	CLK
11	N/C	35	ΙE
12	SW2	36	CLR
13	N/C	37	D_OUT
14	SW2	38	N/C
15	N/C	39	SW7
16	SW1	40	N/C
17	N/C	41	SW7
18	SW1	42	N/C
19	N/C	43	SW6
20	SW0	44	N/C
21	N/C	45	SW6
22	SW0	46	N/C
23	N/C	47	SW5
24	V_{PP}	48	N/C

Package Outlines



top view 48-pin TQFP