

# 64-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

### **Ordering Information**

Device	Recommended Operating V <sub>PP</sub> Max	80-Lead Quad Cerpak Gullwing	80-Lead Quad Plastic Gullwing	Die
HV3418	180V	HV3418DG	HV3418PG	HV3418X

### **Features**

- HVCMOS® technology
- Output voltages up to 180V
- Low power level shifting
- ☐ Shift register speed: 6MHz @  $V_{DD} = 5V$ 12MHz @  $V_{DD} = 12V$
- Latched data outputs
- Output polarity and blanking
- CMOS compatible inputs
- ☐ Forward and reverse shifting options

### Absolute Maximum Ratings<sup>1</sup>

Supply voltage, $V_{\rm DD}$		-0.5V to +15V
Supply voltage, V <sub>PP</sub>		V <sub>DD</sub> to +200V
Logic input levels	-(	0.5V to V <sub>DD</sub> +0.5V
Ground current <sup>2</sup>		1.5A
High voltage supply current <sup>2</sup>		1.3A
Continuous total power dissipation <sup>3</sup>	Ceramic Plastic	1900mW 1200mW
Operating temperature range	Ceramic Plastic	-55°C to +125°C -40°C to +85°C
Storage temperature range		-65°C to +150°C

#### Notes:

- 1. All voltages are referenced to GND.
- Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 31.7mW/°C for ceramic.

### **General Description**

The HV34 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a printer driver for inkjet applications. It can also be used in any application requiring multiple output high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded,  $D_{IOA}$  is Data-In and  $D_{IOB}$  is Data-Out; data is shifted from  $HV_{OUT}64$  to  $HV_{OUT}1$ . When DIR is at logic high,  $D_{IOB}$  is Data-In and  $D_{IOA}$  is Data-Out: data is then shifted from  $HV_{OUT}64$ . Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the  $\overline{LE}$  (latch enable),  $\overline{BL}$  (blanking), or the  $\overline{POL}$  (polarity) inputs. Transfer of data from the shift register to the latch occurs when the  $\overline{LE}$  (latch enable) is high. The data in the latch is stored during  $\overline{LE}$  transition from high to low.

### Electrical Characteristics (over recommended operating conditions unless noted)

#### **DC Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	Conditions
I <sub>DD</sub>	V <sub>DD</sub> Supply Current				25	mA	f <sub>CLK</sub> = 12MHz, f <sub>DATA</sub> = 12MHz
							LE = LOW
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> Supply Current				200	μΑ	All $V_{IN} = 0V$ or $V_{DD}$
I <sub>PP</sub>	High Voltage Supply Current				0.50	mA	V <sub>PP</sub> = 180V All outputs high
					0.50	mA	V <sub>PP</sub> = 180V All outputs low
I <sub>IH</sub>	High-Level Logic Input Current			10	μΑ	$V_{IH} = V_{DD}$	
I <sub>IL</sub>	Low-Level Logic Input Current				-10	μΑ	$V_{IL} = 0V$
V <sub>OH</sub>	High-Level Output	HV <sub>OUT</sub>	155			٧	$V_{PP} = 180V$ , $IHV_{OUT} = -5mA$
		Data Out	V <sub>DD</sub> -1V			٧	$ID_{OUT} = -100\mu A$
V <sub>OL</sub>	Low-Level Output	HV <sub>OUT</sub>			25	V	$V_{PP} = 180V$ , $IHV_{OUT} = +5mA$
		Data Out			1.0	٧	$ID_{OUT} = +100\mu A$
V <sub>oc</sub>	HV <sub>OUT</sub> Clamp Voltage				V <sub>PP</sub> +1.5	٧	I <sub>OL</sub> = +5mA
					-1.5	V	I <sub>OL</sub> = -5mA

### **AC Characteristics**<sup>1,2</sup> (For $V_{DD} = 12V$ : values in parentheses are for $V_{DD} = 5V$ ; $V_{PP} = 180V$ , $T_A = 25^{\circ}C$ )

Symbol	Parameter	Min	Тур	Max	Units	Conditions	
f <sub>CLK</sub>	Clock Frequency			12(6)	MHz		
t <sub>W</sub>	Clock Width High and Low	40(83)			ns		
t <sub>SU</sub>	Data Setup Time Before Clock Ri	25(35)			ns		
t <sub>H</sub>	Data Hold Time After Clock Rises	10(30)			ns		
t <sub>WLE</sub>	Width of Latch Enable Pulse	62(80)			ns		
t <sub>DLE</sub>	LE Delay Time Rising Edge of Cl	25(35)			ns		
t <sub>SLE</sub>	LE Setup Time Before Rising Edg	30(40)			ns		
t <sub>ON</sub> , t <sub>OFF</sub>	Time from Latch Enable to HV <sub>OUT</sub>			1(1.5)	μS	$C_L = 20pF$	
t <sub>DHL</sub>	Delay Time Clock to Data High to			50(110)	ns	C <sub>L</sub> = 20pF	
t <sub>DLH</sub>	Delay Time Clock to Data Low to			75(160)	ns	C <sub>L</sub> = 20pF	
t <sub>r</sub> , t <sub>f</sub>	All Logic Inputs				5	ns	

#### Notes:

- 1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.
- 2. AC Characteristics are guaranteed only under  $V_{DD}$  = 12V and  $V_{DD}$  = 5V.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Тур	Max	Units	
$V_{DD}$	Logic supply voltage	V <sub>DD</sub> = 5V	4.5	5.0	5.5	V
		V <sub>DD</sub> =12V	10.8	12.0	13.2	V
V <sub>PP</sub>	High voltage supply		60		180	V
V <sub>IH</sub>	High-level input voltage		V <sub>DD</sub> -0.9		V <sub>DD</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.9	V
T <sub>A</sub>	Operating free-air temperature Plastic		-40		+85	°C
		Ceramic	-55		+125	


#### Notes:

Power-up sequence should be the following:


- Connect ground.
- 2. Apply V<sub>DD</sub>.
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- Apply V<sub>PP</sub>.
  The V<sub>PP</sub> st
- 5. The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operation.

Power-down sequence should be the reverse of the above.


# **Input and Output Equivalent Circuits**



# **Switching Waveforms**



# **Functional Block Diagram**



### **Function Table**

			Inp	uts	Outputs				
Function	Data	CLK	LE	BL	POL	DIR	Shift Reg	HV Outputs	Data Out
							1 264	1 264	*
All on	X	Х	Х	L	L	Х	* * *	Н НН	*
All off	Х	Х	Х	L	Н	Х	* * *	L LL	*
Invert mode	Х	Х	L	Н	L	Х	* * *	* ***	*
Load S/R	H or L	1	L	Н	Н	Х	H or L **	* * *	*
Load/Store Data	Х	Х	<b>J</b>	Н	Н	Х	* * *	* * *	*
in Latches	Х	Х	↓	Н	L	Х	* * *	* ***	*
Transparent	L	1	Н	Н	Н	Х	L **	L **	*
Latch mode	Н	1	Н	Н	Н	Х	H **	H **	*
I/O Relation	D <sub>IOA</sub>	1	Х	Х	Х	L	$Q_n \rightarrow Q_{n-1}$	_	D <sub>IOB</sub>
1/O Helation	D <sub>IOB</sub>	1	Х	Х	Х	Н	$Q_n \rightarrow Q_{n+1}$	_	D <sub>IOA</sub>

#### Notes

 $H = high\ level,\ L = low\ level,\ X = irrelevant,\ \uparrow = low-to-high\ transition,\ \downarrow = high-to-low\ transition.$ 

<sup>\* =</sup> dependent on previous stage's state before the last CLK or last  $\overline{LE}$  high.

# **Pin Configurations**


HV34								
Pin	Function	Pin	Function					
1	HV <sub>OUT</sub> 41/24	41	HV <sub>OUT</sub> 1/64					
2	HV <sub>OUT</sub> 42/23	42	HV <sub>OUT</sub> 2/63					
3	HV <sub>OUT</sub> 43/22	43	HV <sub>OUT</sub> 3/62					
4	HV <sub>OUT</sub> 44/21	44	HV <sub>OUT</sub> 4/61					
5	HV <sub>OUT</sub> 45/20	45	HV <sub>OUT</sub> 5/60					
6	HV <sub>OUT</sub> 46/19	46	HV <sub>OUT</sub> 6/59					
7	HV <sub>OUT</sub> 47/18	47	HV <sub>OUT</sub> 7/58					
8	HV <sub>OUT</sub> 48/17	48	HV <sub>OUT</sub> 8/57					
9	HV <sub>OUT</sub> 49/16	49	HV <sub>OUT</sub> 9/56					
10	HV <sub>OUT</sub> 50/15	50	HV <sub>OUT</sub> 10/55					
11	HV <sub>OUT</sub> 51/14	51	HV <sub>OUT</sub> 11/54					
12	HV <sub>OUT</sub> 52/13	52	HV <sub>OUT</sub> 12/53					
13	HV <sub>OUT</sub> 53/12	53	HV <sub>OUT</sub> 13/52					
14	HV <sub>OUT</sub> 54/11	54	HV <sub>OUT</sub> 14/51					
15	HV <sub>OUT</sub> 55/10	55	HV <sub>OUT</sub> 15/50					
16	HV <sub>OUT</sub> 56/9	56	HV <sub>OUT</sub> 16/49					
17	HV <sub>OUT</sub> 57/8	57	HV <sub>OUT</sub> 17/48					
18	HV <sub>OUT</sub> 58/7	58	HV <sub>OUT</sub> 18/47					
19	HV <sub>OUT</sub> 59/6	59	HV <sub>OUT</sub> 19/46					
20	HV <sub>OUT</sub> 60/5	60	HV <sub>OUT</sub> 20/45					
21	HV <sub>OUT</sub> 61/4	61	HV <sub>OUT</sub> 21/44					
22	HV <sub>OUT</sub> 62/3	62	HV <sub>OUT</sub> 22/43					
23	HV <sub>OUT</sub> 63/2	63	HV <sub>OUT</sub> 23/42					
24	HV <sub>OUT</sub> 64/1	64	HV <sub>OUT</sub> 24/41					
25	$V_{PP}$	65	HV <sub>OUT</sub> 25/40					
26	$D_IOA$	66	HV <sub>OUT</sub> 26/39					
27	N/C	67	HV <sub>OUT</sub> 27/38					
28	N/C	68	HV <sub>OUT</sub> 28/37					
29	BL	69	HV <sub>OUT</sub> 29/36					
30	POL	70	HV <sub>OUT</sub> 30/35					
31	$V_{DD}$	71	HV <sub>OUT</sub> 31/34					
32	DIR	72	HV <sub>OUT</sub> 32/33					
33	LGND	73	HV <sub>OUT</sub> 33/32					
34	OGND	74	HV <sub>OUT</sub> 34/31					
35	N/C	75	HV <sub>OUT</sub> 35/30					
36	N/C	76	HV <sub>OUT</sub> 36/29					
37	CLK	77	HV <sub>OUT</sub> 37/28					
38	LE	78	HV <sub>OUT</sub> 38/27					
39	D <sub>IOB</sub>	79	HV <sub>OUT</sub> 39/26					
40	$V_{PP}$	80	HV <sub>OUT</sub> 40/25					

#### Note:

Pin designation for DIR = H/L

Example: for DIR = H, Pin 1 is  $HV_{OUT}41$ for DIR = L, Pin 1 is  $HV_{OUT}24$ 

# **Package Outline**



80-pin Gullwing Package