## **40-Channel Symmetric Row Driver**

### **Ordering Information**

	Package Options							
Device	80-Lead Ceramic Gullwing	80-Lead 64-Lead 3-Sided		80-Lead Ceramic Gullwing (MIL-STD-883 Processed*)				
HV7224	HV7224DG	HV7224PG	HV7224X	RBHV7224DG				

<sup>\*</sup> For Hi-Rel process flows, refer to page 5-3 of the Databook.

#### **Features**

- □ Processed with HVCMOS® technology
- Symmetric row drive (reduces latent imaging in ACTFEL displays)
- ☐ Output voltage up to 240V
- Low-power level shifting
- □ Source/Sink current 70mA (min.)
- ☐ Shift Register Speed 3MHz
- ☐ Pin-programmable shift direction (DIR, SHIFT)
- ☐ Hi-Rel processing available

## **Absolute Maximum Ratings**

Supply voltage, V <sub>DD</sub> <sup>1</sup>		-0.5V to +7V
Supply voltage, V <sub>PP</sub>		-0.5V to +260V
Logic input levels	-0	.5V to V <sub>DD</sub> +0.5V
Continuous total power dissipation <sup>2</sup>	Plastic	1200mW
	Ceramic	1900mW
Operating temperature range	Plastic Ceramic	-40°C to +85°C -55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

#### Notes:

- 1. All voltages are referenced to GND.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 19mW/°C for ceramic.

### **General Description**

The HV72 is a low-voltage serial to high-voltage parallel converters with push-pull outputs. It is especially suitable for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays.

When the data reset pin (DR $_{\rm IO}$ ) is at logic high, it will reset all the outputs of the internal shift register to zero. At the same time, the output of the shift register will start shifting a logic high from the least significant bit to the most significant bit. The DR $_{\rm IO}$  can be triggered at any time. The DIR and SHIFT pins control the direction of data shift through the device. When DIR is at logic high, DR $_{\rm IOA}$  is the input and DR $_{\rm IOB}$  is the output. When DIR is grounded, DR $_{\rm IOB}$  is the input and the DR $_{\rm IOA}$  is the output. See the Output Sequence Operation Table for output sequence. The POL and OE pins perform the polarity select and output enable function respectively. Data is loaded on the low to high transition of the clock. A logic high will cause the output to swing to V $_{\rm PP}$  if POL is high, or to GND if POL is low. All outputs will be in High-Z state if OE is at logic high. Data output buffers are provided for cascading devices.

### **Electrical Characteristics**

(over recommended operating conditions of  $V_{DD} = 5V$ ,  $V_{PP} = 240V$ , and  $T_A = 25^{\circ}C$  unless noted)

### **DC Characteristics**

Symbol	Paran	Min	Max	Units	Conditions	
I <sub>DD</sub>	V <sub>DD</sub> supply current		10	mA	f <sub>CLK</sub> = 3MHz	
I <sub>PP</sub>	High voltage supply current			2.0	mA	Outputs low or High-Z
				4.0	mA	One Output High <sup>1</sup>
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> supply current			100	μΑ	All $V_{IN} = GND$ or $V_{DD}$
V <sub>OH</sub>	High-level output	HV <sub>OUT</sub>	190		V	I <sub>O</sub> = -70mA
		Data out	4.5		V	I <sub>O</sub> = -100μA
V <sub>OL</sub>	Low-level output	HV <sub>OUT</sub>		50	V	I <sub>O</sub> = 70mA
		Data out		0.5	V	I <sub>O</sub> = 100μA
I <sub>IH</sub>	High-level logic input current			1.0	μΑ	$V_{IH} = V_{DD}$
I <sub>IL</sub>	Low-level logic input current			-1.0	μΑ	V <sub>IL</sub> = 0V
I <sub>SAT</sub>	Saturation current HV <sub>OUT</sub>	P-Ch	-80		mA	
		N-Ch	75		mA	

#### Note:

#### **AC Characteristics**

Symbol	Parameter	Min	Max	Units	Conditions
f <sub>CLK</sub>	Clock frequency		3.0	MHz	
t <sub>W (H/L)</sub>	Pulse width - clock high or low	150		ns	
t <sub>SUD</sub>	Data set-up time before clock rises	50		ns	
t <sub>HD</sub>	Data hold time after clock rises	50		ns	
t <sub>SUC</sub>	HV <sub>OUT</sub> delay from clock rises (Hi-Z to H or L)		1.0	μs	$C_L = 330 pF // R_L = 10 k\Omega$
t <sub>SUE</sub>	HV <sub>OUT</sub> delay from Output Enable falls		600	ns	$C_L = 330 pF // R_L = 10 k\Omega$
t <sub>HC</sub>	HV <sub>OUT</sub> delay from clock rises (H or L to Hi-Z)		2.0	μs	$C_L = 330 pF // R_L = 10 k\Omega$
t <sub>HE</sub>	HV <sub>OUT</sub> delay from Output Enable rises		600	ns	$C_L = 330 pF // R_L = 10 k\Omega$
t <sub>DHL</sub> *	Delay time clock to data output falls		250	ns	C <sub>L</sub> = 15pF
t <sub>DLH</sub> *	Delay time clock to data output rises		250	ns	C <sub>L</sub> = 15pF
t <sub>ONF</sub>	HV <sub>OUT</sub> fall time		2.0	μs	$C_L = 330 pF // R_L = 10 k\Omega$
t <sub>ONR</sub>	HV <sub>OUT</sub> rise time		2.0	μs	$C_L = 330 pF // R_L = 10 k\Omega$
t <sub>POW</sub>	POL pulse width	3.0		μs	
t <sub>OEW</sub>	Output Enable pulse width	3.0		μS	
	Slew rate, V <sub>PP</sub> or GND		45	V/μs	One active output driving 4.7nF load

<sup>\*</sup> The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to t<sub>wh</sub>. Therefore the delay is measured from the trailing edge of the clock.

<sup>1.</sup> Only one output can be turned on at a time.

## **Recommended Operating Conditions**


Symbol	Paramete	Min	Max	Units	
$V_{DD}$	Logic supply voltage	4.5	5.5	V	
V <sub>PP</sub>	High voltage supply <sup>†</sup>		0	240	V
V <sub>IH</sub>	High-level input voltage	High-level input voltage			V
V <sub>IL</sub>	Low-level input voltage	0	0.2V <sub>DD</sub>	V	
f <sub>CLK</sub>	Clock frequency	Clock frequency			MHz
I <sub>O</sub>	High voltage output current			±70	mA
T <sub>A</sub>	Operating free-air temperature	Plastic	-40	+85	°C
		Ceramic	-55	+125	°C
I <sub>OD</sub>	Allowable pulse current through ou	tput diode		±300	mA

 $^{\dagger}\,$  Output will not switch at  $V_{PP}$  = 0V.


Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V<sub>DD</sub>.
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- 4. Apply V<sub>PP</sub>.
- 5. The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operation. Power-down sequence should be the reverse of the above.


## **Input and Output Equivalent Circuits**



## **Switching Waveforms**



## **Functional Block Diagram**



### **Function Table**

I/O Relations	Inputs					
I/O Helations	CLK	DIR	S/R Data	POL	ŌĒ	HV Outputs
O/P HIGH	Х	Х	Н	Н	L	Н
O/P OFF	Х	Х	L	Х	L	HIGH-Z
O/P LOW	Х	Х	Н	L	L	L
O/P OFF	Х	Х	Х	Х	Н	All O/P HIGH-Z

#### Notes

 $H = logic \ high \ level, \ L = logic \ low \ level, \ X = irrelevant$ 

Data input ( $\mathrm{DR}_{\mathrm{IO}}$ ) loaded on the low-to-high transistion of the clock.

Only one active output can be set at a time.

## **Output Sequence Operation Table**

		•	-			
DIR	Shift	Data Reset In	Data Reset Out	HV <sub>OUT</sub> # Sequence	Direction*	Option (See pin-out on P. 12-158)
L	L	DR <sub>IOB</sub>	DR <sub>IOA</sub> 1	40 → 1	<b>)</b>	A
Н	L	DR <sub>IOA</sub>	DR <sub>IOB</sub> <sup>2</sup>	1 → 40	)	Α
L	Н	DR <sub>IOB</sub>	DR <sub>IOA</sub> 1	$20 \rightarrow 1 \rightarrow 40 \rightarrow 21$		В
Н	Н	DR <sub>IOA</sub>	DR <sub>IOB</sub> <sup>2</sup>	$21 \rightarrow 40 \rightarrow 1 \rightarrow 20$	$\searrow$	В

<sup>\*</sup> Reference to package outline or chip layout drawing.

 $<sup>\</sup>rm 1.DR_{IOA}$  is  $\rm DR_{IOB} delayed$  by 40 clock pulses.

<sup>2.</sup> DR<sub>IOB</sub> is DR<sub>IOA</sub> delayed by 40 clock pulses.

# **Pin Configurations**

HV/2	
Option	A:

Pin	Function	Pin	Function
1	HV <sub>OUT</sub> 1/40	33	N/C
2	HV <sub>OUT</sub> 2/39	34	DR <sub>IOB</sub>
3	HV <sub>OUT</sub> 3/38	35	ŌĒ
4	HV <sub>OUT</sub> 4/37	36	NC
5	HV <sub>OUT</sub> 5/36	37	POL
6	HV <sub>OUT</sub> 6/35	38	N/C
7	HV <sub>OUT</sub> 7/34	39	$V_{DD}$
8	HV <sub>OUT</sub> 8/33	40	N/C
9	HV <sub>OUT</sub> 9/32	41	GND (Logic)
10	HV <sub>OUT</sub> 10/31	42	GND (Power)
11	HV <sub>OUT</sub> 11/30	43	N/C
12	HV <sub>OUT</sub> 12/29	44	$V_{pp}$
13	HV <sub>OUT</sub> 13/28	45	HV <sub>OUT</sub> 21/20
14	HV <sub>OUT</sub> 14/27	46	HV <sub>OUT</sub> 22/19
15	HV <sub>OUT</sub> 15/26	47	HV <sub>OUT</sub> 23/18
16	HV <sub>OUT</sub> 16/25	48	HV <sub>OUT</sub> 24/17
17	HV <sub>OUT</sub> 17/24	49	HV <sub>OUT</sub> 25/16
18	HV <sub>OUT</sub> 18/23	50	HV <sub>OUT</sub> 26/15
19	HV <sub>OUT</sub> 19/22	51	HV <sub>OUT</sub> 27/14
20	HV <sub>OUT</sub> 20/21	52	HV <sub>OUT</sub> 28/13
21	$V_{PP}$	53	HV <sub>OUT</sub> 29/12
22	N/C	54	HV <sub>OUT</sub> 30/11
23	GND (Power)	55	HV <sub>OUT</sub> 31/10
24	GND (Logic)	56	HV <sub>OUT</sub> 32/9
25	DIR	57	HV <sub>OUT</sub> 33/8
26	$V_{DD}$	58	HV <sub>OUT</sub> 34/7
27	CLK	59	HV <sub>OUT</sub> 35/6
28	N/C	60	HV <sub>OUT</sub> 36/5
29	SHIFT	61	HV <sub>OUT</sub> 37/4
30	N/C	62	HV <sub>OUT</sub> 38/3
31	DR <sub>IOA</sub>	63	HV <sub>OUT</sub> 39/2
32	N/C	64	HV <sub>OUT</sub> 40/1

#### Note:

Pin designation for DIR H/L, SHIFT = L. Example: For DIR = H, pin 1 is  $HV_{OUT}1$ . For DIR = L, pin 1 is  $HV_{OUT}40$ .

Pins 65-80 are NC (ceramic only).

#### HV72 Option B:

Pin	Function	Pin	Function
1	HV <sub>OUT</sub> 20/21	33	N/C
2	HV <sub>OUT</sub> 19/22	34	DR <sub>IOB</sub>
3	HV <sub>OUT</sub> 18/23	35	ŌĒ
4	HV <sub>OUT</sub> 17/24	36	N/C
5	HV <sub>OUT</sub> 16/25	37	POL
6	HV <sub>OUT</sub> 15/26	38	N/C
7	HV <sub>OUT</sub> 14/27	39	$V_{DD}$
8	HV <sub>OUT</sub> 13/28	40	N/C
9	HV <sub>OUT</sub> 12/29	41	GND (Logic)
10	HV <sub>OUT</sub> 11/30	42	GND (Power)
11	HV <sub>OUT</sub> 10/31	43	N/C
12	HV <sub>OUT</sub> 9/32	44	$V_{PP}$
13	HV <sub>OUT</sub> 8/33	45	HV <sub>OUT</sub> 40/1
14	HV <sub>OUT</sub> 7/34	46	HV <sub>OUT</sub> 39/2
15	HV <sub>OUT</sub> 6/35	47	HV <sub>OUT</sub> 38/3
16	HV <sub>OUT</sub> 5/36	48	HV <sub>OUT</sub> 37/4
17	HV <sub>OUT</sub> 4/37	49	HV <sub>OUT</sub> 36/5
18	HV <sub>OUT</sub> 3/38	50	HV <sub>OUT</sub> 35/6
19	HV <sub>OUT</sub> 2/39	51	HV <sub>OUT</sub> 34/7
20	HV <sub>OUT</sub> 1/40	52	HV <sub>OUT</sub> 33/8
21	$V_{PP}$	53	HV <sub>OUT</sub> 32/9
22	N/C	54	HV <sub>OUT</sub> 31/10
23	GND (Power)	55	HV <sub>OUT</sub> 30/11
24	GND (Logic)	56	HV <sub>OUT</sub> 29/12
25	DIR	57	HV <sub>OUT</sub> 28/13
26	$V_{DD}$	58	HV <sub>OUT</sub> 27/14
27	CLK	59	HV <sub>OUT</sub> 26/15
28	N/C	60	HV <sub>OUT</sub> 25/16
29	SHIFT	61	HV <sub>OUT</sub> 24/17
30	N/C	62	HV <sub>OUT</sub> 23/18
31	DR <sub>IOA</sub>	63	HV <sub>OUT</sub> 22/19
32	N/C	64	HV <sub>OUT</sub> 21/20


#### Note:

Pin designation for DIR L/H, SHIFT = H.


Example: For DIR = L, pin 1 is  $HV_{OUT}20$ . For DIR = H, pin 1 is  $HV_{OUT}21$ .

Pins 65-80 are NC (ceramic only).

# **Package Outline**



3-sided Plastic 64-pin Gullwing Package



80-pin Ceramic Gullwing Package