
INTRODUCTION

The KS0118C is a CMOS integrated circuit designed for the GENLOCK and ND Conversion. It is a Monolithic IC that enables an analog NTSC composite video signal to digitize at a clock rate that is synchronized and locked to the incoming video horizontal line frequency.

It includes clamping function, 8-bit digitizing and creation of a line-locked sampling clock. It is possible to correspond to the video signal system of the LDP by using the KA9413, KA9414-D ICS together, which is designed for the Digital Video Signal Processor.



FEATURES


- NTSC video signal input
- Line-locked sync and clock generation
- Line-to-line jitter < 20 nsec
- Differential gain 2% differential phase 2°
- Programmable sample clock frequency from 25 to 30 MHz
- · Built-in 8-bit CMOS analog to digital converter
- · Programmable gain control and automatic DC offset
- · Control for video signal input
- Programmable PLL time constants for tracking different input types
- · Correctly tracks line drop-outs
- Provides a Microprocessor 3-wire serial interface
- Built-in decimation filter single power supply: + 5 V

ORDERING INFORMATION


Device	Package	Operating Temperature		
KS0118C	80-QFP-1420C	120 to +75°C		



BLOCK DIAGRAM



PIN CONFIGURATION





PIN DESCRIPTION

Pin No	Symbol	I/O	Description		
1	RCPLL	I/O	External Filter Pin for Analog PLL		
2	RSTB	I	System Reset Signal Input (Active Low)		
3	NC	_	No Connection		
4	XTL1	I	Pin 1 for External Crystal Oscillator		
5	XTL2	0	Pin 2 for External Crystal Oscillator		
6	V _{DD} (A)	_	+ 5 V Supply Voltage for Analog Domain		
7	V _{DD} (A)	_	+ 5 V Supply Voltage for Analog Domain		
8	GND	_	Ground		
9	NC	_	No Connection		
10	NC	_	No Connection		
11	SYG	0	Line-Locked Horizontal Sync Signal		
12	NC	_	No Connection		
13	FRZ	I	Connect this Pin to + 5 V for proper Operation		
14	VDD	_	+ 5 V Supply Voltage for Digital Domain		
15	GND	_	Ground		
16	FSMP	0	Freq. & Phase compensated Sample Clock used for ADC		
17	LDP	I	Connect this Pin to + 5 V for proper Operation		
18	NC	_	No Connection		
19	SFRS	I	Frame Signal for Serial Data Interface		
20	NC	_	No Connection		
21	NC	_	No Connection		
22	NC	_	No Connection		
23	NC	_	No Connection		
24	NC	_	No Connection		
25	SCLK	I	Clock Signal Input for Serial Data Interface		
26	NC	_	No Connection		
27	SDAT	I/O	Serial Data in Serial Interface		
28	NC	_	No Connection		
29	NC	_	No Connection		
30	NC	_	No Connection		
31	NC	_	No Connection		



PIN DESCRIPTION (Continued)

Pin No	Symbol	I/O	Description		
32	NC	_	No Connection		
33	NC	_	No Connection		
34	NC	_	No Connection		
35	LOCK	0	High when the GENLOCK is locked & in Tracking State		
36	NC	_	No Connection		
37	NC	_	No Connection		
38	NC	_	No Connection		
39	VS	0	Vertical Sync Signal Output		
40	SLICE	0	Sync level. Low when CVBS < 32. This Signal is not Line locked		
41	NC	_	No Connection		
42	NC	_	No Connection		
43	NC	_	No Connection		
44	NC	_	No Connection		
45	NC	_	No Connection		
46	V_{DD}	_	+5 V Supply Voltage for Digital Domain		
47	GND	_	Ground		
48	CVBS0	0	8-Bit Composite Video Baseband Signal		
49	CVBS1	0	8-Bit Composite Video Baseband Signal		
50	CVBS2	0	8-Bit Composite Video Baseband Signal		
51	CVBS3	0	8-Bit Composite Video Baseband Signal		
52	CVBS4	0	8-Bit Composite Video Baseband Signal		
53	CVBS5	0	8-Bit Composite Video Baseband Signal		
54	CVBS6	0	8-Bit Composite Video Baseband Signal		
55	CVBS7	0	8-Bit Composite Video Baseband Signal		
56	GND	_	Ground		
57	V _{DD}	_	+ 5 V Supply Voltage for Digital Domain		
58	V _{DD}	_	+ 5 V Supply Voltage for Digital Domain		
59	V _{DD} (A)	_	+ 5 V Supply Voltage for Digital Domain		
60	GND	_	Ground		
61	NC	_	No Connection		
62	NC	_	No Connection		



PIN DESCRIPTION (Continued)

Pin No	Symbol	I/O	Description	
63	NC	_	No Connection	
64	NC	_	No Connection	
65	VRB	I/O	Bottom Voltage Reference for ADC	
66	VRT	I/O	Top Voltage Reference for ADC	
67	CREF1	I/O	Decoupling Pin for Reference Voltage	
68	V _{DD} (A)	_	+5 V Supply Voltage For Analog Domain	
69	CAGC	I	Capacitor for Offset Control	
70	VIN	I	Analog NTSC Video Signal Input (1 Vpp)	
71	GND	-	Ground	
72	NC	-	No Connection	
73	RREF	I/O	Current Setting Pin for Internal Analog Circuitry	
74	GND	-	Ground	
75	V _{DD} (A)	_	+5 V Supply Voltage For Analog Domain	
76	RVCO	I/O	Current Setting Pin for Analog VCO	
77	CREF2	I/O	Decoupling Pin for Reference Voltage	
78	GND	-	Ground	
79	NC	-	No Connection	
80	NC	_	No Connection	



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	−0.5 ~ + 7.0	V
Voltage on any Digital Pin	V _{PIN}	GND ~ V _{DD}	V
Operation Temperature	T _{OPR}	−20 ~ + 75	°C
Storage Temperature	T _{STG}	−55 ~ + 125	°C


ELECTRICAL CHARACTERISTICS

(Ta = 25 °C, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Digital Input High Voltage	V _{IH}	V _{DD} = 4.75 V	4.0	-	_	V
Digital Input Low Voltage	V _{IL}	V _{DD} = 5.25 V	_	-	1.0	V
Digital Output High Voltage	V _{OH}	V _{DD} = 4.75 V	4.0	_	_	V
Digital Output Low Voltage	V _{OL}	V _{DD} = 5.25 V	_	_	1.0	mA
Static Power Current	I _{CCS}	V _{DD} = 5.25 V	34	74	94	mA
Dynamic Power Current	I _{CCD}	V _{DD} = 5.25 V	140	_	200	mA
Serial up I/O Set - up Time	t _{US}	XTL = 24.576MHz	_	_	10	ns
Serial up I/O Hold Time	t _{UH}	XTL = 24.576MHz	_	_	10	ns
Differential Phase	DP	_	_	2.0	_	deg
Differential Gain	DG	_	_	2.0	_	%
Signal to Noise Ratio	SNR	-	35	-	-	dB
up Maximum Data Rate	f _{MPU}	V _{DD} = 4.75V	5.0	_	-	MHz
Frequency Lock Range	FLT	XTL = 24.576MHz	28.60	_	28.66	MHz



TEST CIRCUIT





FUNCTION DESCRIPTION

GENERAL DESCRIPTION

The KS0118C implements the funtions of an 8-Bit ADC, Analog Clamp, Analog PLL Clock Generator and Digital Timing Generation. Through the use of VLSI technology, the KS0118C combines analog circuits with digital signal processing to obtain locking characteristics not achievable by ordinary methods. The KS0118C uses one external frequency reference to create many different programmable line-lock sampling clocks.

ANALOG TO DIGITAL CONVERTER

The KS0118C uses a two step, 8-bit and auto zero ADC to digitize the analog video input. The VRT and VRB pins are the top and bottom reference voltage for the ADC. These references are generated internally but requires $0.1\mu F$ decoupling capacitors to ground.

EXTERNAL FREQUENCY REFERENCE

The KS0118C requires an external stable frequency reference to generate the sampling clock. Although a wide range of frequency will work with the GENLOCK, it is recommended that 24.576 MHz be used as the reference. This can be derived from a standard crystal or an external clock.

ANALOG PHASE LOCK LOOP

The KS0118C has an internal PLL used for producing the sampling clock. This PLL requires an external loop filter at pin 1 (RCPLL) as shown in the application circuit. The ground connections for this filter should be placed close to pin 78, while the inputs should be located close to pin 1. The PLL also requires an external resistor to convert the voltage of the RCPLL node to a current for use by the internal VCO. The voltage of pin 76 (RVCO) will track RCPLL, although the absolute voltage of these pins depends on many factors, it will be between 0.75 and 4.50V. The voltage will exhibit the standard characteristics of an analog PLL.






Figure 1. Data Path Propagation Delay and Key Timing Signals





Figure 2. Digitized Code Levels



APPLICATION CIRCUIT





80-QFP-1420C

