OVERVIEW

The KS2501 is used to display some characters or symbols on a screen of monitor. Basically, the operation is to control the internal memory on chip and generate the R,G,B signals for some characters or symbols. The R,G,B signals are synchronized with the horizontal sync. Then the R,G,B signals are mixed with the main video signal in the Video Amp IC. The font data for characters or symbols are stored in the internal ROM. This stored data are accessed and controlled by the control data from a micro controller. The control data are transmitted through the I²C bus. All timing control signals including the system clock are synchronized with the horizontal sync. Therefore there is a PLL circuitry on chip.



FEATURES

- 464 ROM fonts (448 standard fonts + 16 Multi-color fonts)
- Full Screen Memory Architecture
- Wide range PLL available (15 kHz ~ 120 kHz)
- Programmable vertical height of character
- Programmable vertical and horizontal positioning
- Character color selection up to 16 different colors
- Programmable background color (Up to 16 colors)
- Character blinking, bordering and shadowing
- Color blinking
- Character scrolling
- Fade-in and fade-out
- Row to row spacing control
- Window outline and shadowing
- Box drawing
- Character sizing up to four times
- 8 PWM DAC channels with 8-bit resolution
- 96 MHz pixel frequency from on-chip PLL

ORDERING INFORMATION

Device	Package	Operating Temperature
KS2501	24-DIP-300	0°C ~ 70°C



BLOCK DIAGRAM



Figure 1. Functional Block Diagram



PIN CONFIGURATIONS



Figure 2. Pin Configurations



KS2501

PIN DESCRIPTIONS

Table 1. Pin Descriptions

Pin No.	Signal	Active	I/O	Description
1	V _{SSA}	-	-	Ground (Analog Part)
2	VCO_IN	-	Input	This voltage is generated at the external loop filter and goes into the input stage of the VCO.
3	VREF1	-	Input	1.26 V DC Voltage from the Bandgap Reference. Connected to ground through a resistor to make internal reference current (Typical 36 K Ω for 27 μ A)
4	VREF	-	Input	Bandgap Reference Voltage (Typical 1.26 V)
5	V _{DDA}	-	-	+5 V SUpply Voltage for Analog Part
6	HFLB	Low	Input	Horizontal Flyback Signal
7	SDA	-	In/Out	Serial Data (I ² C)
8	SCL	-	In/Out	Serial Clock (I ² C)
9	PWM 0	-	Output	PWM DAC 0 Output
10	PWM 1	-	Output	PWM DAC 1 Output
11	PWM 2	-	Output	PWM DAC 2 Output
12	PWM 3	-	Output	PWM DAC 3 Output
13	PWM 4	-	Output	PWM DAC 4 Output
14	PWM 5	-	Output	PWM DAC 5 Output
15	PWM 6	-	Output	PWM DAC 6 Output
16	PWM 7	-	Output	PWM DAC 7 Output
17	VFLB	Low	Input	Vertical Flyback Signal
18	V_{SS}	-	-	Ground for Digital Part
19	FBLK	-	Output	Fast Blank Signal
20	B_OUT	-	Output	Video Signal Output (B)
21	G_OUT	-	Output	Video Signal Output (G)
22	R_OUT	-	Output	Video Signal Output (R)
23	INT	-	Output	Intensity Signal Output
24	V _{DD}	-	-	+5 V SUpply Voltage for Dogital Part



ABSOLUTE MAXIMUM RATINGS

Parameters	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 ~ 7.0	V
Input Voltage	VI	-0.3 ~ 7.0	V
Power Dissipation	PD	1200	mW
Operating Temperature Range	T _{OPR}	-20 ~ 70	°C
Storage Temperature Range	T _{STG}	-40 ~ 125	°C

NOTE: PKG Thermal Resistance : 64.2 °C/W

ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics

(Ta = 25 °C, $V_{DDA} = V_{DD} = 5 V$)

Table 2. DC Electrical Characteristics

Parameters (Conditions)	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{DD}	4.75	5.00	5.25	V
Supply Current (No load on any output)	I _{DD}	-	-	25	mA
	V _{IH}	0.8V _{DD}	-	-	V
Input Voltage	V _{IL}	-	-	V _{SS} + 0.4	V
Output Voltage	V _{OH}	0.8V _{DD}	-	-	V
(lout = 1mA)	V _{OL}	-	-	V _{SS} + 0.4	V
Input Leakage Current	IIL	-10	-	10	μA
VCO Input Voltage	V _{VCO}		2.5		V



OPERATION TIMINGS

Table 3. Operation Timings

Parameters (Conditions)	Symbol	Min.	Тур.	Max.	Unit
Output Signal R/G/B_OUT, INT, FBLK	(Ta = 25°C Voc	A = VDD = 5 V,	CLOAD = 30pF)		
Rise Time	t _R	-	-	6	nsec
Fall Time	t _F	-	-	6	nsec
Input Signal HFLB, VFLB	·	·			
Horizontal Flyback Signal Frequency	f _{HFLB}	-	-	120	kHz
Vertical Flyback Signal Frequency	f _{VFLB}	-	-	200	Hz
I ² C Interface SDA, SCL(Refer to Figur	e 3)				
SCL Clock Frequency	f _{SCL}	-	-	300	kHz
Hold Time for start condition	t _{hs}	500	-	-	ns
Set Up Time for stop condition	t _{sus}	500	-	-	ns
Low Duration of clock	t _{low}	400	-	-	ns
High Duration of clock	t _{high}	400	-	-	ns
Hold Time for data	t _{hd}	0	-	-	ns
Set Up Time for data	t _{sud}	500	-	-	ns
Time between 2 access	t _{ss}	500	-	-	ns
Fall Time of SDA	t _{fSDA}	-	-	20	ns
Rise Time of both SCL and SDA	t _{rSDA}	-	-	-	ns



Figure 3. ²C Bus Timing Diagram



FUNCTIONAL DESCRIPTIONS

Data Transmission to the KS2501

According to the I²C protocol, the KS2501 receives the data from a micro controller. The SDA line and the SCL line are shown in Figure 4. As shown in Figure 4, after the starting pulse, the slave address with R/W* bit and an acknowledge are transmitted in sequence, an internal register address of the KS2501 is followed. The first 8-bit byte is the upper 8bits of the register address. The lower 8bits of the register address are followed after the second acknowledge. There is a data transmission format and are two address bit patterns in the KS2501 as following. The slave address of the KS2501 is BAH(in hexadecimal).

Data Transmission Format

Row Address -> Column Address -> Data Byte N -> Data Byte N+1 -> Data Byte N+2 ->

Address Bit Pattern for Display Registers Data

(a) Row Address Bit Pattern

R3 - R0: Valid Data for Row Address

A15	A14	A13	A12	A11	A10	A9	A8
Х	X	Х	Х	R3	R2	R1	R0

(b) Column Address Bit Pattern

C4 - C0: Valid Data for Column Address

A7	A6	A5	A4	A3	A2	A1	A0
Х	Х	Х	C4	C3	C2	C1	C0

After addressing, data bytes are followed as the above data transmission format. The Figure 4 describes the data transmission with the l^2C bus protocol.



Figure 4. SDA line and SCL line (Write Operation)



Memory Map

The display RAM is addressed with the row and column number in sequence. The display RAM consists of four register groups: Character & Attribute Registers, Row Attribute Registers, Frame Control Registers and PWM Control Registers. As the display area in a monitor screen is 30 columns by 15 rows, the related Character & Attribute Registers are also 30 columns by 15 rows. Each register contains a character address and an attribute corresponding to display location on a monitor screen. And one register is composed of 16 bits. The lower 9 bits select characters out of 464 ROM fonts. The upper 7 bits are assigned to give a character attribute to a selected font. Row Attribute Registers occupy the 31th column of Display RAM and provide the row attribute of a blank mode, raster color, raster color intensity, character color intensity, horizontal character size, vertical character size. Frame Control Registers and PWM Control Registers are located at the 16th row.







ROM Fonts

KS2501 is able to supply 464 ROM fonts for describing an OSD icon. So a multi-language OSD icon can be generated. 448 fonts of 464 ROM fonts are standard fonts and 16 fonts are multi-color fonts as following figure. The standard font \$000 is reserved for blank data.

Each multi-color font consists of 4-color attribute ROM fonts as following figure.



Figure 6. Array of ROM Fonts



KS2501

Window , Window Shadowing and Bordering



Scroll

The scrolling function is to display or erase a character slowly from the top line to the bottom. The scrolling time is controlled by 'ScrT'bit of the frame control registers. If 'ScrT' bit is high, then the time is 0.5 sec. Otherwise, 1 sec.





Character Height Control

Two examples of the height-controlled character are shown in the following figure. The height control is performed by repeating some lines. The repeating line-number comes from the equation below.

[# of the repeating lines = $2 + N \times M$], where N = 1,2,3,... and M = round{14+(CH[5:0]-18)}.

If the M value is less than or equal to 1, all the lines of the standard font are repeated once or more. This is described as following.

(i) If CH[5:0] is greater than 32, and less than or equal to 46 (32 < CH[5:0] ≤ 46), then all lines are repeated once or twice. The lines repeated twice are selected by the following equation.
 [# of the repeating lines = 2 + N × M], where N = 1,2,3,... and M= round{14+(CH[5:0]-32)}.

(ii) If CH[5:0] is greater than 46, and less than or equal to 60 (46 < CH[5:0] ≤ 60), then all lines are repeated twice or three times. The lines repeated three times are selected by the following equation.
 [# of the repeating lines = 2 + N × M], where N = 1,2,3,... and M= round{14÷(CH[5:0]-46)}.

iii) If CH[5:0] is greater than 60, and less than or equal to 64 (60 < CH[5:0] ≤ 64), then all lines are repeated three or four times. The lines repeated four times are selected by the following equation.
[# of the repeating lines = 2 + N × M], where N = 1,2,3,... and M= round{14+(CH[5:0]-60)}.

The repeating line-number is limited to 16.







Standard font in more higher vertical resolution

Height-controlled font



PWM OUTPUT



The frequency of PWM signal (fPWM) is dependent on the horizontal flyback signal frequency and horizontal mode (320dots/line, ...) as shown in the following table.

Horizontal Mode	320 dots/line (fрwм)	480 dots/line (fрwм)	640 dots/line (fрwм)	800 dots/line (fpwм)
15kHz < Hf < 20kHz			(640/256) * Hf	(800/256) * Hf
20kHz < Hf < 35kHz		(480/256) * Hf		
35kHz < Hf < 50kHz	(320/256) * Hf		(640/256) * (Hf/2)	(800/256) * (Hf/2)
50kHz < Hf < 65kHz		(480/256) * (Hf/2)		
65kHz < Hf < 80kHz				
80kHz < Hf < 95kHz			(640/256) * (Hf/4)	(800/256) * (Hf/4)
95kHz < Hf < 110kHz	(320/256) * (Hf/2)			(000,200) (11, 1)
110kHz < Hf < 120kHz				



KS2501

FRAME CONTROL & TIMING

Figure 7 shows the composition of display frame with the OSD characters.



Figure 7. Frame Composition with the OSD Characters

You can determine the dot frequency by the equation of H freq. x the number of horizontal resolution. And the number of horizontal resolution is determined by the bit9 - 8 (dot 1,dot 0) of the frame Control registers-1. If dot 0 = "0", dot 1 = "0", then the dot frequency is calculated by the equation of H freq. ¥ 320. If the H freq. = 15 kHz, then the dot frequency is $15 \text{ kHz} \times 320 = 4.8 \text{ MHz}$.

If dot 0 = "1", dot 1 = "1" and the horizontal frequency is 120 kHz, then the dot frequency is 120 kHz \times 800 = 96 MHz. 96 MHz is the maximum clock frequency in this processor.



REGISTER DESCRIPTION

; B Character & Attribute Registers : Row00~14, Column00~29

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
В	INV	BOX1	BOX0	В	G	R	Blink	C8	C7	C6	C5	C4	C3	C2	C1	CO
Character Attribute							-		— Cha	racter	Code (464 Fon	ts) —			

; B Row Attribute Registers : Row00~14, Column30

F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
-	-	-	CBli	BOXE	BORD	SHA	RB	RG	RR	BINT	CINT	HZ1	HZ0	VZ1	VZ0
							← Ras	ter Co	lor→	⊲I nter	nsity→	→ (haract	er Size	• →

; B Frame Control Registers-0 : Row15, Column00

F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
-	Fde	FdeT	VPOL	HPOL	WC	WBOR	WSHA	-	Erase	EN	Scrl	ScrT	Bli1	Bli0	BliT

; B Frame Control Registers-1 : Row15, Column01

F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
CP1	CP0	Fpll	HF2	HF1	HF0	dot1	dot0	FBLK	BREN	CH5	CH4	CH3	CH2	CH1	CH0
← PLL Control →										•	Chara	cter He	eight C	ontrol	

; B Frame Control Registers-2 : Row15, Column02

F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
Horizontal Start Position						•		Verti	cal St	art Pos	sition				

; B Frame Control Registers-3 : Row15, Column03

_	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
	RS2	RS1	RS0	RSB	RSG	RSR	RSI	STR3	STR2	STR1	STR0	STC4	STC3	STC2	STC1	STC0
	Row Space Row Space Color					-		W	i ndow 🖇	Start 1	Positio	n ——				

; B Frame Control Registers-4 : Row15, Column04

 F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
-	BW1	BW0	HW1	HW0	VW1	VW0	SPR3	SPR2	SPR1	SPR0	SPC4	SPC3	SPC2	SPC1	SPC0

; B PWM Registers : Row15, Column05~08

F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
MSB							LSB	MSB							LSB
← Channel 2/4/6/8 →							-		C	hannel	1/3/5/	′7 —	-		



KS2501

Table 4. Register Description

Registers	Bits	Description								
Character & Attribute Registers (Row 00~14,	C8~C0 (Bit 8~0)	Character Code Address of 464 ROM Fonts.								
Column 00~29)	Blink (Bit 9)	Character Blinking. Set this bit to activate the blinking effect. The blinking period is set by the 'Bli T' bit and the duty is selected by the 'Bli 0' and 'Bli 1' bits.								
	B,G,R (Bit C~A)	Character Color is determined by these bits. 8 colors can be selected and the color intensity of a character is given by 'CINT' bit of Row Attribute Regisers. So you can select up to 16 colors. If a multi-color font is selected, this bits must be set to all 0's.								
	BOX 1, BOX0 (Bit E, D)	Character Box Drawing. The combinations of this two bits generate four different box drawing modes as following. The following example is the case that box dawing is activated with the font 'A'.								
		BOX0 BOX1 0 1 0 BOX OFF A								
		1 A A								
		 * Bit F ~ D (RB/RG/RR) is also used for raster color by setting the 'BOXE' bit low. Raster color of a font is determined by this bits if the 'BOXE' bit is low. Priority of raster color selected here is higher than that of row attribute. 								
	BINV (Bit F)	Box Inversion. The box drawing activated by the bit E and D is changed to white box from black and conversely.								



Registers	Bits			Description					
Row Attribute Registers (Row 00 ~ 14, Column 30)	VZ1,VZ0 (Bit 1, 0)	Vertical Cha Vertical chai bits as follo	racter size i	Control. s determined by the combinations of this t	two				
		VZ1	VZ0	Vertical Character Size					
		0	0	1X					
		0	1	2X					
		1	0	3X					
		1	1	4X					
	HZ1,HZ0 (Bit 3, 2)	Horizontal C The horizon this two bits	tal characte	r size is determined by the combinations	of				
		HZ1	HZ0	Horizontal Character Size					
		0	0	1X					
		0	1	2X					
		1	0	3X					
		1	1	4X					
	CINT (Bit 4)	ty. If this bit is set, the color intensity of row is high.							
	RINT (Bit 5)	f this bit is set, the color intensity of raste	rs						
	RB,RG,RR (Bit 8~6)	Raster Color is determined by these bits. 8 colors can be selected and the color intensity of a character is given by 'RINT' bit of Row Attribute Registers. So you can select up to 16 colors.							
	SHA	Character S	hadowing.	Set this bit to activate characters shadowing	ng.				
	BORD	Character B	ordering. S	et this bit to activate characters shadowing	g.				
	BOXE (Bit B)	used for the Otherwise,th raster color	et, Bit F-D box-drawin hose are us attribute is g	in the Character & Attribute Registers are g function. ed for raster color of a font. Even though t given by Bit 8-6 in the row attribute register the character & attribute registers is highe	the ers,				
Row Attribute Registers (Row 00 ~ 14, Column 30)	CBli (Bit C)	Color Blink Enable. If this bit is high, color blinking effect is activated. The color effect is to repeat color inversion between character and raster. Color blinking time and the duty is controlled by Bil T, Bil 1 and Bli 0							
	Bit D-F	Reserved							



Registers	Bits	Description							
Frame Control Registers-0 (Row 15, Column 00)	Bli T (Bit 0)	Blink Time C If this bit is h		time is 0.5 sec. Otherwise,	1 sec.				
	Bli 1,Bli 0 (Bit 2,1)	Blinking Duty Control. The blinking duty is controlled by the combination of this two bits a following.							
		Bli 1	Bli 0	Blinking Duty]				
		0	0	Blink Off					
		0	1	Duty 25%					
		1	0	Duty 50%					
		1	1	Duty 75%					
	ScrT (Bit 3)	Scroll Time		Il time is 0.5 sec. Otherwise,	1 sec.				
	Scrl (Bit 4)	Scroll Enable. The scroll display is activated by setting this bit high.							
	EN (Bit 5)	OSD Enable. The character display is controlled by this bit. If this bit is high, OSD is enable. Otherwise, disable. RAM Erasing. RAM data are erased by setting this bit.							
	Erase (Bit 6)								
	WSHA (Bit 8)	Window Sha Set this bit to	-	ndow shadowing.					
	WBOR (Bit 9)	Window Bor Set this bit to	•	ndow bordering.					
	WC (Bit A)		high, the colo	window border and shadow. r of window border and shad	ow is white.				
	HPOL (Bit B)	Polarity of H	lorizontal Fly	Back Signal. Positive 1, Neg	ative 0				
	VPOL (Bit C)	Polarity of V	ertical Fly Ba	ack Signal. Positive 1, Negati	ve 0				
	FdeT (Bit D)		fade-out Tin high, the time	ne Control. i is 0.5 sec. Otherwise, 1 sec					
	Fde (Bit E)		fade-out Ena and fade-out	able. effect is activated by setting	this bit high.				
	Bit F	Reserved.							



Registers	Bits			C	Description					
Frame Control Registers-1 (Row 15, Column 01)	CH 5~CH 0 (Bit 5~0)	This six bi a binary va the charac If the value Eventually	al charac ts are ava alue. Acc eter heigh e is 32, th c, the cha	ter size is ailable to ording to t is deter e numbe racter he	s determined by the bit 'VZ1' a get a proper character height the value made by this six bit mined. r of vertical pixel of character ight is expanded from 18 to 6 eater than 18.	t by setting ts, font is 32.				
	BREN	Back Raster Blank Enable. If this bit is high and the raster color is black, then the raster is transparent.								
	FBLK (Bit 7)	It determines the configuration of FBLK output pin. When it is clear, FBLK pin outputs high during displaying characters or rasters. Otherwise,FBLK pin outputs high only during displaying characters.								
	dot 1,dot 0 (Bit 9,8)	This two b Refer to fo			number of dots per horizontal	line.				
		dot 1	dot	: 0	No. of Dots					
		0	0		320 dots/line					
		0	1		480 dots/line					
		1	0		640 dots/line					
		1	1 1 800 dots/line							
	HF 2~HF 0 (Bit C~A)	ormation is transferred by this	s two bits							
		HF2	HF1	HF0	Hf Information]				
		0	0	0	15 kHz < Hf < 20 kHz					
		0	0	1	20 kHz ≤ Hf <35 kHz					
		0	1	0	35 kHz ≤ Hf < 50 kHz					
		0	1	1	50 kHz ≤ Hf < 65 kHz					
		1	0	0	65 kHz ≤ Hf <80 kHz					
		1	0	1	80 kHz ≤ Hf < 95 kHz					
		1	1	0	95 kHz ≤ Hf < 110 kHz					
		1	1	1	110 kHz ≤ Hf < 120 kHz					
	FPLL (Bit D)	PLL If this bit is high, the VCO block of OSD_PLL operates on full range								



Registers	Bits			Description					
Frame Control Register-1 (Row 15, Column 01)	CP 1,CP 0	This bit cont	trols charge	oump output current.					
(Row 15, Column 01)	(Bit F,E)	CP 1	CP 0	Charge Pump Current					
		0	0	0.5mA					
		0	1	0.75mA					
		1	0	1.0mA					
		1	1	1.25mA					
Frame Control Register-2 (Row 15, Column 02)	VP 7~VP 0 (Bit 7~0)		• •	ontrol. height from the V-sync referen	ice edge.				
	HP 7~HP 0 (Bit F~8)	Horizontal Start Position Control. It means the horizontal display delay from the H-sync reference edge to the 1'st pixel position of characters. (= HP[7:0] \times 6)							
Frame Control Register-3 (Row 15, Column 02)	STC 4 ~STC 0	Window Start Column Position. It means the column address that window starts from.							
	STR 3 ~STR 0	Window Start Row Position. It means the row address that window starts from.							
	RSI	Row Space Color Intensity.							
	RSR,RSG, RSB	Row Space Color Attribute.							
	RS 2~RS 0 (Bit F~D)	Row Space. It means the line number between a character row and the next row The defaut value is 0. (line number for spacing = $RS[2:0] \times 1$)							
Frame Control Registers-4 (Row 15, Column 04)	SPC 4~ STP 0		p Column Po column add	osition. Iress that window stops on.					
	STR 3~ STR 0		p Row Positi e row addres	ion. s that window stops on.					
	VW 1, 0	Vertical widt	th of window	shadowing.					
	HW 1, 0	Horizontal w	vidth of windo	ow shadowing.					
	BW 1, 0	Width of window bordering.							
PWM Registers (Row 15, Column 05 - 08)	Bit 7~ 0	This 8-bit value decides the output duty cycle and waveforms of PWM for channel.							
	Bit F~8	for channel	2/4/6/8.						



STANDARD ROM FONTS

















APPLICATION CIRCUIT



