

DUAL FULL-BRIDGE DRIVER


PRELIMINARY DATA

- OPERATING SUPPLY VOLTAGE UP TO 46 V
- TOTAL DC CURRENT UP TO 4 A
- LOW SATURATION VOLTAGE
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)


tion of an external sensing resistor. An additional supply input is provided so that the logic works at a lower voltage.

DESCRIPTION

The L298N is an integrated monolithic circuit in a 15-lead Multiwatt® package. It is a high voltage, high current dual full-bridge driver designed to accept standard TTL logic levels and drive inductive loads such as relays, solenoids, DC and stepping motors. Two enable inputs are provided to enable or disable the device independently of the input signals. The emitters of the lower transistors of each bridge are connected together and the corresponding external terminal can be used for the connec-




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V_S	Power Supply	50	V
V_{SS}	Logic Supply Voltage	7	V
V_i, V_{en}	Input and Enable Voltage	- 0.3 to 7	V
I_O	Peak Output Current (each channel) - Non Repetitive ($t = 100 \mu s$) - Repetitive (80 % on - 20 % off ; $t_{on} = 10 ms$) - DC Operation	3	A
		2.5	A
		2	A
V_{sens}	Sensing Voltage	- 1 to 2.3	V
P_{tot}	Total Power Dissipation ($T_{case} = 75 \text{ }^\circ C$)	25	W
T_{stg}, T_j	Storage and Junction Temperature	- 40 to 150	$^\circ C$

PIN CONNECTION (top view)



THERMAL DATA

$R_{th j-case}$	Thermal Resistance Junction-case	Max	3	$^\circ C/W$
$R_{th j-amb}$	Thermal Resistance Junction-ambient	Max	35	$^\circ C/W$

PIN FUNCTIONS (refer to the block diagram)

N°	Name	Function
1 ; 15	Sense A ; Sense B	Between this pin and ground is connected the sense resistor to control the current of the load.
2 ; 3	Out 1 ; Out 2	Outputs of the Bridge A ; the current that flows through the load connected between these two pins is monitored at pin 1.
4	V _S	Supply Voltage for the Power Output Stages. A non-inductive 100 nF capacitor must be connected between this pin and ground.
5 ; 7	Input 1 ; Input 2	TTL Compatible Inputs of the Bridge A
6 ; 11	Enable A ; Enable B	TTL Compatible Enable Input : the L state disables the bridge A (enable A) and/or the bridge B (enable B).
8	GND	Ground.
9	V _{SS}	Supply Voltage for the Logic Bloks. A 100 nF capacitor must be connected between this pin and ground.
10 ; 12	Input 3 ; Input 4	TTL Compatible Inputs of the Bridge B.
13 ; 14	Out 3 ; Out 4	Outputs of the Bridge B. The current that flows through the load connected between these two pins is monitored at pin 15.

ELECTRICAL CHARACTERISTICS (V_S = 42 V ; V_{SS} = 5 V, T_J = 25 °C ; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _S	Supply Voltage (pin 4)	Operative Condition	V _{IH} + 2.5		46	V
V _{SS}	Logic Supply Voltage (pin 9)		4.5	5	7	V
I _S	Quiescent Supply Current (pin 4)	V _{en} = H V _i = L I _L = 0 V _i = H		13	22	mA
		V _{en} = L V _i = x		50	70	
I _{SS}	Quiescent Current from V _{SS} (pin 9)	V _{en} = H V _i = L I _L = 0 V _i = H		24	36	mA
		V _{en} = L V _i = x		7	12	
V _{iL}	Input Low Voltage (pins 5,7,10,12)		- 0.3		1.5	V
V _{iH}	Input High Voltage (pins 5,7,10,12)		2.3		V _{SS}	
I _{iL}	Low Voltage Input Current (pins 5,7,10,12)	V _i = L			- 10	μA
I _{iH}	High Voltage Input Current (pins 5,7,10,12)	V _i = H ≤ V _{SS} - 0.6 V		30	100	
V _{en} = L	Enable Low Voltage (pins 6,11)		- 0.3		1.5	V
V _{en} = H	Enable High Voltage (pins 6,11)		2.3		V _{SS}	
I _{en} = L	Low Voltage Enable Current (pins 6,11)	V _{en} = L			- 10	μA
I _{en} = H	High Voltage Enable Current (pins 6,11)	V _{en} = H ≤ V _{SS} - 0.6 V		30	100	
V _{CE sat (H)}	Source Saturation Voltage	I _L = 1 A		1.35	1.7	V
		I _L = 2 A		2	2.7	

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{CE\ sat}$ (L)	Sink Saturation Voltage	$I_L = 1\ A^{(5)}$		1.2	1.6	V
		$I_L = 2\ A^{(5)}$		1.7	2.3	
$V_{CE\ sat}$	Total Drop	$I_L = 1\ A^{(5)}$			3.2	V
		$I_L = 2\ A^{(5)}$			4.9	
V_{Sens}	Sensing Voltage (pins 1, 15)		- 1 ⁽¹⁾		2	V
T_1 (V _i)	Source Current Turn-off Delay	$0.5\ V_i$ to $0.9\ I_L^{(2)}$; ⁽⁴⁾		1.5		µs
T_2 (V _i)	Source Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(2)}$; ⁽⁴⁾		0.2		µs
T_3 (V _i)	Source Current Turn-on Delay	$0.5\ V_i$ to $0.1\ I_L^{(2)}$; ⁽⁴⁾		2		µs
T_4 (V _i)	Source Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(2)}$; ⁽⁴⁾		0.7		µs
T_5 (V _i)	Sink Current Turn-off Delay	$0.5\ V_i$ to $0.9\ I_L^{(3)}$; ⁽⁴⁾		0.7		µs
T_6 (V _i)	Sink Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(3)}$; ⁽⁴⁾		0.25		µs
T_7 (V _i)	Sink Current Turn-on Delay	$0.5\ V_i$ to $0.9\ I_L^{(3)}$; ⁽⁴⁾		1.6		µs
T_8 (V _i)	Sink Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(3)}$; ⁽⁴⁾		0.2		µs
f_c (V _i)	Commutation Frequency	$I_L = 2\ A$		25	40	KHz
T_1 (V _{en})	Source Current Turn-off Delay	$0.5\ V_{en}$ to $0.9\ I_L^{(2)}$; ⁽⁴⁾		3		µs
T_2 (V _{en})	Source Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(2)}$; ⁽⁴⁾		1		µs
T_3 (V _{en})	Source Current Turn-on Delay	$0.5\ V_{en}$ to $0.1\ I_L^{(2)}$; ⁽⁴⁾		0.3		µs
T_4 (V _{en})	Source Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(2)}$; ⁽⁴⁾		0.4		µs
T_5 (V _{en})	Sink Current Turn-off Delay	$0.5\ V_{en}$ to $0.9\ I_L^{(3)}$; ⁽⁴⁾		2.2		µs
T_6 (V _{en})	Sink Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(3)}$; ⁽⁴⁾		0.35		µs
T_7 (V _{en})	Sink Current Turn-on Delay	$0.5\ V_{en}$ to $0.1\ I_L^{(3)}$; ⁽⁴⁾		0.25		µs
T_8 (V _{en})	Sink Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(3)}$; ⁽⁴⁾		0.1		µs
f_c (V _{en})	Commutation Frequency	$I_L = 2\ A$		1		KHz

- 1) Sensing voltage can be -1 V for $t \leq 50\ \mu\text{sec}$; in steady state $V_{Sens}\ \text{min} \geq -0.5\ V$.
- 2) See fig. 2.
- 3) See fig. 4.
- 4) The load must be a pure resistor.
- 5) PIN 1 and PIN 15 connected to GND.

Figure 1 : Typical Saturation Voltage vs. Output Current.





Figure 2 : Switching Times Test Circuits.



Note : For INPUT Switching, set EN = H
For ENABLE Switching, set IN = H

Figure 3 : Source Current Delay Times vs. Input or Enable Switching.





Figure 4 : Switching Times Test Circuits.



Note : For INPUT Switching, set EN = H
For ENABLE Switching, set IN = L

Figure 5 : Sink Current Delay Times vs. Input 0 V Enable Switching.




Figure 6 : Bidirectional DC Motor Control.





Figure 7 : For higher currents, outputs can be paralleled. Take care to parallel channel 1 with channel 4 and channel 2 with channel 3.



APPLICATION INFORMATION (Refer to the block diagram)

1.1. POWER OUTPUT STAGE

The L298N integrates two power output stages (A ; B). The power output stage is a bridge configuration and its outputs can drive an inductive load in common or differential mode, depending on the state of the inputs. The current that flows through the load comes out from the bridge at the sense output : an external resistor (R_{SA} ; R_{SB}) allows to detect the intensity of this current.

1.2. INPUT STAGE

Each bridge is driven by means of four gates the input of which are In1 ; In2 ; EnA and In3 ; In4 ; EnB. The In inputs set the bridge state when The En input is high ; a low state of the En input inhibits the bridge. All the inputs are TTL compatible.

2. SUGGESTIONS

A non inductive capacitor, usually of 100 nF, must be foreseen between both V_S and V_{SS} , to ground, as near as possible to pin 8 (GND). When the large capacitor of the power supply is too far from the IC, a second smaller one must be foreseen near the L298N.

The sense resistor, not of a wire wound type, must be grounded near the negative pole of V_S that must be near the GND pin of the I.C.

Each input must be connected to the source of the driving signals by means of a very short path.

Turn-On and Turn-Off : Before to Turn-ON the Supply Voltage and before to Turn it OFF, the Enable input must be driven to the Low state.

3. APPLICATIONS

Fig 6 shows a bidirectional DC motor control Schematic Diagram for which only one bridge is needed. The external bridge of diodes D1 to D4 is made by four fast recovery elements ($t_{rr} \leq 200$ nsec) that must be chosen of a VF as low as possible at the worst case of the load current.

The sense output voltage can be used to control the current amplitude by chopping the inputs, or to provide overcurrent protection by switching low the enable input.

The brake function (Fast motor stop) requires that the Absolute Maximum Rating of 2 Amps must never be overcome.

When the repetitive peak current needed from the load is higher than 2 Amps, a paralleled configuration can be chosen (See Fig.7).

An external bridge of diodes are required when inductive loads are driven and when the inputs of the

IC are chopped ; Shottky diodes would be preferred.

This solution can drive until 3 Amps In DC operation and until 3.5 Amps of a repetitive peak current.

On Fig 8 it is shown the driving of a two phase bipolar stepper motor ; the needed signals to drive the inputs of the L298N are generated, in this example, from the IC L297.

Fig 9 shows an example of P.C.B. designed for the application of Fig 8.

Fig 10 shows a second two phase bipolar stepper motor control circuit where the current is controlled by the I.C. L6506.

Figure 8 : Two Phase Bipolar Stepper Motor Circuit.

This circuit drives bipolar stepper motors with winding currents up to 2 A. The diodes are fast 2 A types.




Figure 9: Suggested Printer Circuit Board Layout for the Circuit of fig. 8 (1 : 1 scale)




Figure 10: Two Phase Bipolar Stepper Motor Control Circuit by Using the Current Controller L6506.

