

L4922

VERY LOW DROP REGULATOR WITH RESET

- VERY LOW DROP (max. 0.9 V at 1 A) OVER FULL OPERATING TEMPERATURE RANGE (-40 / + 125°C)
- LOW QUIESCENT CURRENT (max 70 mA at 1 A) OVER FULL T RANGE
- PRECISE OUTPUT VOLTAGE (5 V ± 4 %) OVER FULL T RANGE
- POWER ON-OFF INFORMATION WITH SET-TABLE DELAY
- REVERSE BATTERY PROTECTION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUTDOWN

DESCRIPTION

The L4922 is a high current monolithic voltage regulator with very low voltage drop (0.70 V max at 1 A, $T_J = 25$ °C).

The device is internally protected against load dumps transient of + 60V, reverse polarity, over-



heating and output short circuit : thanks toted for the automotive and industrial applications.



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vi	DC Input Voltage	35	V
Vr	DC Reverse Voltage	-18	V
VD	Positive Load Dump Protection (t = 300ms)	60	V
TJ	Junction Temperature Range	-40 to 150	°C
T _{op}	Operating Temperature Range	-40 to 125	°C
T _{stg}	Storage Temperature Range	-55 to 150	°C

Note: The circuit is ESD protected according to MIL-STD-883C

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th j-case}	Thermal Resistance Junction-case Max.	3.5	°C/W

PIN CONNECTION (Top view)



FUNCTIONAL DESCRIPTION

The operating principle of the voltage regulator is based on the reference, the error amplifier, the driver and the power PNP. This stage uses an Isolated Collector Vertical PNP transistor which allows to obtain very low dropout voltage (typ. 450mV) and low quiescent current (I_Q = 20mA typically at I_0 = 1A).

Thanks to these features the device is particularly suited when the power dissipation must be limited as, for example, in automotive or industrial applications supplied by battery.

The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ($Co_{min} = 22\mu F$) to guarantee the global stability of the system.

The antisaturation circuit allows to reduce drastically the current peak which takes place during the start up.

The reset function is LOW active when the output voltage level is lower than the reset threshold voltage V_{RthOFF} (typ. value : V₀ – 150mV). When the output voltage is higher than V_{RthON} the reset becomes HIGH after a delay time settable with the external capacitor C_d. Typically t_d = 20ms, C_d = 0.1µF. The reset and delay threshold hysteresis improve the noise immunity allowing to avoid false switchings. The typical reset output waveform is shown in fig. 1.



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	Operating Input Voltage	(*) Note 1	6		26	V
Vo	Output Voltage	$I_o = 0mA \text{ to } 1A$ $T_J = 25^{\circ}C$	4.8 4.9		5.2 5.1	V V
ΔV_{Line}	Line Regulation	$V_i = 6 \text{ to } 26V; I_O = 10\text{mA}$		5	25	mV
SVR	Supply Voltage Rejection	$\label{eq:loss} \begin{array}{l} I_o = 700 mA \\ f = 120 Hz; \ C_o = 47 \mu F \\ V_i = 12 V_{dc} + 5 V_{pp} \end{array}$		55		dB
ΔV_{LOAD}	Load Regulation	$I_o = 10 \text{mA} \text{ to } 1 \text{A}$		15	50	mV
$V_{i}-V_{o}$	Dropout Voltage	$T_{J} = 25^{\circ}C, I_{O} = 1A$		0.45	0.70	V
		Over Full T, $I_0 = 1A$			0.90	V
Ιq	Quiescent Current	$I_o = 10mA$ $I_o = 1A$		7 25	12 70	mA mA
I _{SC}	Short Circuit Current			1.8		А
V _R	Rset Output Saturation Voltage	$1.5V < V_O < V_{RT (off)}$, $I_R = 1.6mA$ $3V < V_O < V_{RT (off)}$, $I_R = 8mA$			0.40 0.40	V V
V _{RT peak}	Power On-Off Reset out Peak Voltage	1K Ω Reset Pull-up to V_O		0.65	1.0	V
I _R	Reset Output Leakage Current (high level)	V _o in Regul. V _R = 5V			50	μΑ
t _D	Reset Pulse Delay Time	$C_D = 100nF$		20		ms
VRthOFF	Power OFF Vo Threshold	V_0 @ Reset out H to L Transition; $T_J = 25^{\circ}C$ - $40^{\circ}C \le T_J \le + 125^{\circ}C$	4.75 4.70	V _o -0.15		> >
I _{C6}	Delay Capacitor Charging Current (current generator)	$V_4 = 3V$		20		μΑ
V _{RthON}	Power ON V _o Threshold	V _o @ Reset out L to H Transition		V _{rthOFF} + 0.03V	V _o – 0.04V	V
V4	Delay Comparator Threshold	Reset out = "1" H to L Transition	3.2		3.8	V
		Reset out = "0" L to H Transition	3.7	4	4.4	V
V_{6H}	Delay Comparator Hysteresis			500		mV

ELECTRICAL CHARACTERISTICS (V_i = 14. 4V, $-40^{\circ}C \le T_J \le +125^{\circ}C$ unless otherwise specified)

(*) Note 1 : The device is not operating within the range : $26 \text{ V} < V_i < 37 \text{ V}$.

EXTERNAL COMPENSATION

Since the purpose of a voltage regulator is to supply a fixed output voltage in spite of supply and load variations, the open loop gain of the regulator must be very high at low frequencies. This may cause instability as a result of the various poles present in the loop. To avoid this instability dominant pole compensation is used to reduce phase shifts due to other poles at the unity gain frequency. The lower the frequency of these other poles, the greater must be the capacitor used to create the dominant pole for the same DC gain. Where the output transistor is a lateral PNP type there is a pole in the regulation loop at a frequency too low to be compensated by a capacitor wich can be integrated. An external compensation is therefore necessary so a very high value capacitor must be connected from the output to ground. The parassitic equivalent series resistance of the capacitor used adds a zero to the regulation loop. This zero may compromise the stability of the system since its effect tends to cancel the effect of the pole added. In regulators this ESR must be less than 3Ω and the minimum capacitor value is 47μ F.







Figure 2 : Typical Application Circuit.





DIM.	mm						
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А			4.8			0.189	
С			1.37			0.054	
D	2.4		2.8	0.094		0.110	
D1	1.2		1.35	0.047		0.053	
E	0.35		0.55	0.014		0.022	
F	0.8		1.05	0.031		0.041	
F1	1		1.4	0.039		0.055	
G		3.4		0.126	0.134	0.142	
G1		6.8		0.260	0.268	0.276	
H2			10.4			0.409	
H3	10.05		10.4	0.396		0.409	
L		17.85			0.703		
L1		15.75			0.620		
L2		21.4			0.843		
L3		22.5			0.886		
L5	2.6		3	0.102		0.118	
L6	15.1		15.8	0.594		0.622	
L7	6		6.6	0.236		0.260	
М		4.5			0.177		
M1		4			0.157		
Dia	3.65		3.85	0.144		0.152	

PENTAWATT PACKAGE MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore-Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

