

SANYO

No. 3032

LA2231, 2231M

Monolithic Linear IC
RDS Signal Demodulator

Overview

The LA2231 incorporates functions necessary for demodulating RDS* and ARI signals.

*The RDS (Radio Data System) transmits various multiplexed data for FM broadcasting. The RDS is a system standardized by EBU (European Broadcasting Union) and common to all European nations. Multiplex data includes a list of frequencies of all the radio stations which put the same program on the air. This enables listeners traveling a long distance by car to always tune in to the best radio station by automatic follow-up reception. In addition to this, the RDS transmits data consisting of 8 alphanumeric characters to represent the name of each radio station and coded data representing the types of programs (news, sports, classical music, etc.). This makes it possible to realize new functions in FM radio reception.

Features

Incorporating ARI-SK and DK decoders, the demodulator can be applied to the ARI system with the RDS.

Functions

- DSB demodulation
- Subcarrier regeneration
- Bit rate clock regeneration
- DPSK decoding
- ARI-SK identification
- ARI-DK Identification
- RDS indicator drive
- ARI indicators drive
- Data error indication output


Maximum Ratings at Ta=25°C

			unit
Maximum Supply Voltage	Vcc max	Pins 13, 14, 15, 23	12 V
Inflow Current	ILED	Pins 13, 14, 15	20 mA
Allowable Power Dissipation	Pd max*		450 mW
Operating Temperature	Topp		-30 to +80 °C
Storage Temperature	Tstg		-40 to +125 °C

Operating Conditions at Ta=25°C


Recomended Supply Voltage	Vcc	Pin 23	5.0 V
Operating Voltage Range	Vcc op	Pin 23	4.5 to 5.5 V

Case Outline 3057-D24SIC
(unit: mm)



SANYO: DIP24S

Case Outline 3112-M24SIC
(unit: mm)



(LA2231M)

SANYO: MFP24S

Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Overseas Marketing Div.
Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN

Operating Characteristics at $T_a=25^\circ\text{C}$, $V_{cc}=5.0\text{V}$



	min	typ	max	unit
Quiescent Current	14	20	26	mA
PLL Capture Range (10mVrms CW Input)	-0.9	+1.5	3.5	%
RDS Detection Sensitivity (pin 5 input which sets pin 15 to "L")	1.5	3.5	7.5	mVrms
ARI Detection Sensitivity (pin 5 input which sets pin 14 to "L")	3.5	7.5	8.0	mVrms
DK Detection Sensitivity (pin 5 input which sets pin 13 to "L")	3.7	8.0	mVrms	mVrms
Input Dynamic Range (RDS)	55	85	100	mVrms
(Maximum pin 5 input which sets pin 15 to "L" and pin 14 to "H")	100	190	190	mVrms
Input Dynamic Range (ARI)	5	5	5	dB
(Maximum pin 5 input which sets pin 14 to "L" and pin 13 to "H")	8	9	10	usec
Data Demodulation Sensitivity	60	*1	*	msec
(C/N Input which sets the error rate=10 ⁻³)	40	*2	*	msec
Bit Rate Clock Jitter	110	*3	*	msec
ARI Lock-up Time (Time that pin 14 turns to "L" after ARI=27mVrms Inputs)	0.6	*4	*	sec
RDS Lock-up Time (Time that pin 15 turns to "L" after RDS=10mVrms Inputs)	0.9	2.0	2.0	sec
ARI + RDS Lock-up Time	4.7	4.9	5.0	V
(Time that pin 15 turns to "L" after ARI+RDS=28mVrms Inputs)	0	0.1	0.3	V
DK Lock-up Time	4.7	4.9	5.0	V
(Time that pin 13 turns to "L" after ARI=SK+BK+DK=27mVrms Inputs)	0	0.1	0.3	V
DK Off Time	4.7	4.9	5.0	V
(Time that pin 13 turns to "H" after ARI=27mVrms Inputs and DK only off)	0	0.1	0.3	V
Data Output ("H" level)	453	456	459	kHz
("L" level)				
Bit Rate Clock Output ("H" level)				
("L" level)				
Error Flag Output ("H" level)				
("L" level)				
Free-run Frequency				

Values *1 to *4 may become high though the probability is extremely low, so the maximum value is not specified (the maximum value exceeds 2 sec once per 1000 measurements).


For reference, the table below lists the upper limit (approximately 3σ) values of periods in which lock-up occurs with a probability of about 99%.

Reference table (periods in which lock-up occurs with a probability of about 99%)


Item	*1	*2	*3	*4
Upper limit(3σ) unit	170 msec	150 msec	200 msec	1.7 sec




LA2231/LA2231M Block Diagram




LA2231/LA2231M Test Circuit





LA2231/2231M Sample Application Circuit



LA2231 + LA7070N Sample Application Circuit






Description of the LA2231 and 2231M


1. LA2231+LC7070N lock-up time

The figure below shows the operation timing of the RDS-ID and SK-ID output of the LA2231 and data synchronization output (RECEIVE) of the LC7070N.


Variations in the detection time are not always in this range; these values are given for reference.




RDS only (LA2231, pin ⑤ = 10mVrms)



RDS+SK+BK+DK (LA2231, pin ⑤ = 28mVrms)



2. CLK/DATA output timing of the LA2231



Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.