LA4590W



1.5 V Stereo Headphone Preamplifier and Power Amplifier

Overview

The LA4590W is a system IC that collects the functions required for a playback set in a single chip, and reduces the number of required external components. Furthermore, a recording system can be formed by combining the LA4590W with the LA3235W.

Functions

- Stereo preamplifier (including functions for autoreverse, metal/normal tape switching, and muting)
- Stereo power amplifier (including OCL and muting functions)
- Two ripple filters (single channel on/off switching)
- Low boost (BTL operation at low frequencies)
- AMS (inter-station detection function)
- Power switch

Features

- Preamplifier requires no NF capacitors.
- Virtual ground impedance is reduced by built-in V_{REF} amplifier.
- Ripple filter oscillation suppression requires no capacitors.
- Power output available when low boost is on. (Po = 21 mW, V_{CC} = 1.2 V, f = 100 Hz)
- High cut capacitors built into preamplifier and power amplifier. Buzz suppression
- Miniature package: SQFP-48 (0.5 mm pitch)

Package Dimensions

unit: mm

3163-SQFP48





- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		3.0	V
Allowable power dissipation	Pd max		320	mW
Operating temperature	Topr		-10 to +60	°C
Storage temperature	Tstg		-40 to +125	°C

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		1.5	V
Operating supply voltage range	V _{CC} op		0.95 to 2.2	V

Operating Characteristics

at Ta = 25°C, V_{CC} = 1.2 V, f = 1 kHz, 0.775 V = 0 dBm, R_L = 10 k Ω (preamp), R_L = 16 Ω (power amplifier)

Parameter	Symbol	Conditions		Ratings		Unit	
Falameter	Symbol	Conditions	min	typ	max		
[Preamplifier + Power Amplifier]							
Quiescent current	I _{cco} 1	$Rg = 2.2 \text{ k}\Omega, R_V = 0 \Omega$	8	15	24	mA	
	I _{CCO} 2	With the power switch off		0.1	5	μA	
Voltage gain (closed)	VGT	V_{O} = -20 dBm, R _V = 10 k Ω	54	57	60	dB	
[Preamplifier]							
Voltage gain (open)	VG ₀	$V_0 = -20 \text{ dBm}$	60	67		dB	
Voltage gain (cleared)	VG ₁	$V_0 = -20 \text{ dBm}$	34	35.3	37	dB	
Voltage gain (closed)	VG ₂	$V_0 = -20 \text{ dBm}, \text{ f} = 10 \text{ kHz}, \text{ metal selected}$	25.5	28	30.5	dB	
Maximum output voltage	V _O max	THD = 1%	100	210		mV	
Total harmonic distortion	THD ₁	VG = 35.3 dB/NAB, V _O = 100 mV		0.2	0.5	%	
Input conversion noise voltage	V _{NI}	Rg = 2.2 kΩ, BPF: 20 Hz to 20 kHz		1.3	3.0	μV	
Crosstalk, inter-channel	CT1	Rg = 2.2 k Ω , 1 kHz TUNE, V _O = -20 dBm	45	56		dB	
Crosstalk, F/R	CT ₂	Rg = 2.2 k Ω , 1 kHz TUNE, V _O = -20 dBm	65	78		dB	
Ripple exclusion ratio	Rr ₁	Rg = 2.2 kΩ, Vr = -30 dBm, fr = 100 Hz 100 Hz TUNE	45	52		dB	
Muted output voltage	V _{M1}	Vi = -40 dBm, 1 kHz TUNE, Muting on			-90	dBn	
[Low boost + Power Amplifier]	IVIT	, , , ,					
	VG ₃	$V_{O} = -20 \text{ dBm}$	20.5	23	25.5	dB	
	VG ₄	$V_{\rm O} = -20$ dBm, L.B. = on	20.5	23	25.5	dB	
Voltage gain (closed)	VG ₅	V _O = -20 dBm, L.B. = on, f = 10 kHz	24.5	27.5	30.5	dB	
	VG ₆	V _O = -20 dBm, L.B. = on, f = 100 Hz	30	34	38	dB	
	P ₀₁	THD = 10%	5	9		mW	
Output power	P _{O2}	THD = 10%, f = 100 Hz, L.B. = on	13	21		mW	
Total harmonic distortion	THD ₂	$P_{O} = 1 \text{ mW}$		0.5	1.5	%	
Inter-channel crosstalk	CT ₃	$V_0 = -20 \text{ dBm}, R_V = 0 \Omega$	38	43		dB	
Output noise voltage	V _{NO}	$R_V = 0 \Omega$, BPF: 20 Hz to 20 kHz		35	48	μV	
Ripple exclusion ratio	Rr ₂	R _V = 0 Ω, Vr = -30 dBm, fr = 100 Hz, 100 Hz TUNE	50	74		dB	
Muted output voltage	V _{M2}	Vi = -30 dBm, 1 kHz TUNE, Muting on			-90	dBn	
Input resistance	Ri		8	10	12	kΩ	
Voltage gain difference	ΔVG ₃			0	1.5	dB	
[Ripple Filter]		·		1		1	
Ripple exclusion ratio	Rr ₃	fr = 100 Hz, Vr = -30 dBm, V _{CC} = 1.0 V, I _{RF} = 25 mA, 2SB1295, using a rank 6 h _{FE}	33	39		dB	
Output voltage	V _{RF}	$V_{CC} = 1.0 \text{ V}, \text{ I}_{RF} = 25 \text{ mA}$	0.89	0.93		V	
[AMS]			-				
Operating output voltage	V _{OAMS}	With the Preout output K22 on when the AMS OUT output peak voltage is 0.6 Vp-p.	1.80	2.55	3.6	mV	

Block Diagram







Unit (resistance: Ω , capacitance: F)

A01289

Sample Application Circuit



Note: We recommend using a 2SB1295 of h_{FE} rank 6 or higher as the external transistor. Capacitors marked with an asterisk must be adjusted according to the set timing. (6800 pF to 0.22 μF)

Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Pin function			
1 45	R.F OUT 1 R.F OUT 2	1.13	1 * 300 * 7 * 7 * 7 * 7 * 7 * 7 * 7 * 7	 R.F OUT1 can be switched on/off: on when pin 43 is at ground. 			
2 7 13	POWER OUT1 POWER OUTC POWER OUT2	0.6	2 150 30k 400384	 The output spans (pin 2 to pin 7, and pin 13 to pin 7) are connected by 160 Ω resistors. 			
3 9 12	POWER NF REF1 POWER NF REFC POWER NF REF2	0.75		• Used as the power NF connections.			
4 8 11	POWER NF1 POWER NFC POWER NF2	0.75	30k 300 4 300 300 300 300 300 300 300 300 3	• Power NF pins			
5 10	POWER H.P1 POWER H.P2	0.75		 Connected to Vref through a 1 kΩ resistor when low boost is on, i.e., when pin 41 is floating. 			
14	L.P2	0.75		Low boost secondary low pass pin			

Pin Functions and Equivalent Circuits (V_{CC} = 1.2 V)

Unit (resistance: Ω , capacitance: F)

Continued on next page.

Continued from preceding page.

Unit (resistance: Ω, capacitance: F)

Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Pin function
15	LOW BOOST NF	0.75	15 W A00389	• Low boost amplifier NF pins
16 18	POWER IN2 POWER IN1	0.75		 Power input pins The input resistance is 10 kΩ. Buzz suppression capacitors are built in.
17	L.P1	0.75	17 300 300 300 300 300 300 300 30	• Low boost primary low pass pin
19 20	NFC2 NFC1	0.75	19 	
21 28	PRE NF1 PRE NF2	0.75	21 21 300 21 4 300 4 300 4 300 4 300 4 4 300 4 4 4 4 4 4 4 4 4 4 4 4 4	 Preamplifier NF pins No capacitors are required for these noise filters.
22 27	PRE OUT1 PRE OUT2	0.45	2200k 300 777 777 777 777 800394	 Each output pin is connected to the corresponding NF pin by a 200 kΩ resistor.

Continued on next page.

Continued from preceding page.

Unit (resistance: Ω, capacitance: F)

Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Pin function
23 26	METAL1 METAL2	0	23 	 Connected to ground by a 3.9 kΩ resistor when metal is selected (pin 40 is floating).
24 25	AMS IN1 AMS IN2	0.75		 AMS inverting input pins External input resistors must be connected to these pins.
29 30 31 32	PRE REV IN1 PRE REV IN2 PRE FWD IN2 PRE FWD IN1	0.75		 Pins 29 and 30 are on in reverse mode (when pin 39 is grounded). Pins 31 and 32 are on in forward mode (when pin 39 is floating). When a particular head is not used, 2.2 kΩ bias resistors must be inserted between the corresponding pins and Vref (pin 33). Buzz suppression capacitors are built-in.
33	V _{REF}	0.75		 V_{REF} amplifier output pin. A built-in output resistor (ro, about 10 Ω) makes this a low impedance output. The current (inflow and outflow) capacity of this pin is 200 µA, maximum.
34	REF	0.75		• V _{REF} amplifier reference
36	AMS OUT		36 36 36 30 30 30 30 30 30 30 30 30 30 30 30 30	Outputs a pulse waveform that depends on the AMS IN (pins 24 and 25) input levels.

Continued on next page.

Unit (resistance: Ω , capacitance: F)

Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Pin function
37 41	POWER MUTE SW LOW BOOST SW			 Muting is turned on by grounding pin 37. Low boost is turned on by setting pin 41 floating.
38	POWER SW			• Turns on IC power when grounded.
39 40 42 43	FWD/REV SW METAL SW PRE MUTE SW R.F1 SW			 Forward is selected when pin 39 is floating, reverse when grounded. Metal is selected when pin 40 is floating. Muting is turned on when pin 42 is floating. R.F1 (pin 1) is turned on when pin 43 is grounded.
44	R.F REF	1.13	44 44 300 400404	• The R.F. reference. The R.F. SVRR can be changed with an external capacitor.
46 48	R.F BASE2 R.F BASE1	0.5	46 400405	External PNP transistor base drive pins.

External Component Functions: Recommended values are indicated in parentheses.

• C_1 (1.0 to 10 μ F) V_{REF} amplifier reference decoupling capacitor This capacitor changes the VREF SVRR. Note that the SVRR is degraded as this capacitance decreases.

• C₂, C₁₀ Playback equalization constants

• C₃, C₉ (0.47 to 3.3 μF) Preamplifier output capacitors

• C₄, C₈ AMS input high pass filter capacitors

• C₅, C₇ Metal tape equalization constants. (The internal resistance is 3.9 k $\Omega \pm 15\%$.)

- $C_6 (0.1 \text{ to } 22 \ \mu\text{F})$ V_{REF} decoupling capacitor Used for excluding high frequency noise.

• C_{11} , C_{12} (3.3 to 10 μ F) NFC decoupling capacitors Note that the preamplifier low frequency gain falls as these capacitances are reduced.

• C_{13} , C_{15} (1.0 to 3.3 μ F) Power amplifier input capacitors (Input resistance: 10 k Ω)

• C₁₄, C₁₇ Low boost low pass filter capacitors The low boost gain can be changed by varying these capacitances.

• $C_{16}\,(1.0$ to $4.7\,\mu F)$ Boost amplifier NF capacitor Note that the low boost low frequency gain falls as these capacitances are reduced.

• C_{18} , C_{23} , C_{26} (0.1 to 1.0 μ F) Oscillation suppression capacitors

• C_{19} , C_{22} , C_{25} (3.3 to 10 μ F) Power amplifier NF capacitors Note that the power amplifier low frequency gain falls as these capacitances are reduced.

• C₂₀, C₂₄ Loudness high boost capacitors The high frequency gain is changed by these capacitances.

• C₂₁ (100 to 2200 pF) Oscillation suppression capacitor

• C₂₇, C₂₉ (4.7 to 10 μF)

R.F. output decoupling capacitors (These capacitors also function as power supply capacitors and oscillation suppression capacitors.)

• C₂₈ (22 to 220 μF) Power supply capacitors C₃₀ (2.2 to 10 μF)
R.F. reference low pass filter capacitor
The R.F. SVRR is changed by this capacitance.

• C_{31} , C_{32} (6800 pF to 0.22 μ F) Switching circuit smoothing capacitors. These capacitances must be adjusted according to the set timing.

• C_{33} , C_{34} (470 to 1000 pF) Oscillation suppression capacitors used when both the preamplifier and power amplifier are used, i.e., when the volume is maximum.

• R₁, R₁₀ Preamplifier gain adjustment

• R₂, R₉ Playback equalization constants

• R₃, R₈ Metal tape equalization constants

R₄, R₇
10 kΩ variable resistors

• R₅, R₆ AMS gain adjustment and high pass filter

• R₁₁, R₁₂, R₁₃ Oscillation suppression

• R₁₄, R₁₅ (100 to 430 kΩ) Switching circuit smoothing (discharge resistors)

Function Descriptions

1. Low boost system



This system amplifies low frequencies at 12 dB per octave, and high frequencies at 6 dB per octave.

2. Low boost

The signals applied to each input are mixed and passed through a two stage low pass filter. Since the signal level is reduced by the low pass filters it is amplified between the two low pass filter stages to correct the level. The signal that has passed through the second low pass filter is reversed in phase with respect to the input signal and is input to each power amplifier.

3. Channel 1 and 2 amplifiers

The positive phase input signals are input to the normal (+) inputs, and the reverse phase signal that was passed through the low pass filter is input to the inverting (-) inputs.

4. Common amplifier

The signal that was passed through the low pass filter is phase inverted by an inverting amplifier and input to the common amplifier's inverting (–) input. Note that this input signal is reverse phase from the signal input to the channel 1 and channel 2 amplifier inverting (–) inputs. Since the amplifier's plus input is connected to Vref, it functions as an inverting amplifier.

This circuit achieves a large dynamic range since the common amplifier and the channel 1 and channel 2 amplifiers operate in reverse phases.

Low Boost Switching Application Circuit Proposals



A0040B

The above circuits both achieve middle and maximum settings by changing the boost amplifier gain.

A00409

≹ R_{NF} ↓ ↓ VREF



MID MAX

OFF

AMS Comparator

Block Diagram



A00410

Function Descriptions

- 1. The input amplifier has an inverting structure. The gain and the high pass filter characteristics are adjusted by an external CR circuit that determines the input impedance.
- 2. The AMS comparator outputs pulses for input waveforms that fulfill certain conditions (frequency and voltage level).



3. Connect pins 24 and 25 to Vref (pin 33) if the AMS function is not used.

Ripple Filter

- 1. The ripple filter SVRR is adjusted with the external capacitor connected at pin 44.
 - $\begin{array}{l} 3.3 \ \mu F \rightarrow 39 \ dB \\ 4.7 \ \mu F \rightarrow 42 \ dB \\ 10 \ \mu F \rightarrow 47 \ dB \end{array}$
- 2. Leave pins 43, 48 and 1 floating if ripple filter 1 is not used.
- 3. We recommend using a 2SB1295 of rank 6 or higher as the external transistor.

Power Output

1. The power amplifier and common amplifier outputs are connected by resistances of about 160 Ω .



A00411

Power Muting

- 1. The power muting function turns off the fixed current supplied to the power block.
- 2. The output DC voltage when the power muting function is on is the Vref potential (0.75 V).
- 3. The output impedance when the power muting function is on is about 10 k Ω .

Preamplifier Muting

- 1. The preamplifier muting function turns off the fixed current supplied to the preamplifier block.
- 2. The output DC voltage when the preamplifier muting function is on is the Vref potential (0.75 V).
- 3. The output impedance when the preamplifier muting function is on is determined by the NAB constants.

Switch Pin Equivalent Circuits

1. Power switch pin



The power switch is on when the power switch pin is connected to ground.

Io = V_{CC}/200 k + V_{CC} - 0.7 V/22 k\Omega Pin 38 $V_{S} \leq 100 \text{ mV}$

2. Power muting and low boost switch pins



The power muting function is turned on when pin 37 is connected to ground.

The low boost switch is turned on when pin 41 is floating. Io $\leq 0.1~\mu A$

V_S ≤ 80 mV

Note: The smoothing discharge resistor should be 430 $\mbox{k}\Omega$ or smaller.

3. FWD/REV, METAL, PRE MUTE, R.F1 switches



Reverse is selected when pin 39 is connected to ground. Metal tape is selected when pin 40 is floating. Preamplifier muting is turned on when pin 42 is floating. The ripple filter switch is turned on when pin 43 is grounded.

$$\begin{array}{l} \text{Pins 39, 40, and 43} \\ \text{Io} \leq 7 \ \mu\text{A} \\ \text{V}_S \leq 0.5 \ \text{V} \end{array} \right. \left\{ \begin{array}{l} \text{Pin 42} \\ \text{Io} \leq 14 \ \mu\text{A} \\ \text{V}_S \leq 0.5 \ \text{V} \end{array} \right.$$

A00414





Unit (resistance: Ω , capacitance: F)

3.2









- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.