

LA5318V

Voltage-Dividing Voltage Generator for Multi-Voltage LCD Matrix Drive

Overview

The LA5318V is a variable voltage-dividing voltage generator IC designed for driving LCD matrixes that require multiple voltages.



Package Dimensions

unit: mm **3179A-SSOP20**



Specifications Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{EE} max	V _{CC} – V _{EE}	36	V
Maximum output current	I _{OUT} max	V1 to V4	Internal*	mA
Allowable power dissipation	Pd max		330	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-30 to +125	°C

Notes: *The value stipulated in the conditions listed in the separate document shall be used as the maximum output current.

1. Continuous operation (without damage to the device) is guaranteed in the above ranges.

2. The output pins V1 to V4 may be shorted to the power supply or to ground for periods of up to 1 ms. (When $|V_{CC} - V_{EE}| < 35 \text{ V}$)

Operating Conditions at Ta = 25^{\circ}C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{EE}	V _{CC} – V _{EE}	–35.5 to –6	V
Input voltage	V _{REF}	$V_{CC} - V_{REF}$: $V_{REF} \ge V_{EE}$	-35 to -6	V
Input current	I _{INR}	INR	-0.2 to 0	mA
Output current	I _{OUTR}	OUTR	0 to 50	mA
	I _{OUT} 1, 2	V1, V2	-5 to +5	mA
	I _{OUT} 3,4	V3, V4	-10 to +5	mA

Note: V_{CC} and V_{EE} must be set up so that |V1| and $|V_{EE}-V4|$ are at least 1 V.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Operating Characteristics at Ta = 25°C, V_{CC} –V_{EE}= –20 V, V_{REF} = V_{EE}, R_X = 8R, B_{IN} = OPEN

Parameter	Cumbal	Conditions -	Ratings			11-34
	Symbol		min	typ	max	Unit
Current drain	I _{CC} , I _{EE}	$V_{CC} - V_{EE} = -20 \text{ V}, \text{ R}_{X} = 8\text{R}, \text{ INR} = V_{CC} : V_{CC}, \text{ V}_{EE}$		0.35	0.5	mA
Output voltage ratio 1	Ra1	V2/V1	1.96	2.00	2.04	
Output voltage ratio 2	Ra2	$(V_{REF} - V3)/(V_{REF} - V4)$	1.96	2.00	2.04	
Output voltage ratio 3	Rb1	V _{REF} /V1	11.64	12.00	12.36	
Output voltage ratio 4	Rb2	V _{REF} /V2	5.82	6.00	6.18	
Output voltage ratio 5	Rb3	V _{REF} /(V _{REF} – V3)	5.82	6.00	6.18	
Output voltage ratio 3	Rb4	$V_{REF}/(V_{REF} - V4)$	11.64	12.00	12.36	
Internal resistance ratio 1	R _X 1	$R_X 1 - R_X 2$		8		
Internal resistance ratio 2	R _X 2	$R_{X}1 - R_{X}3$ Referenced to the resistance		12		
Internal resistance ratio 3	R _X 3	$R_{X1} - R_{X4}$ R between R_{X4} and V_{IN3}		14		
Internal resistance ratio 4	R _X 4	R _X 1 – V _{IN} 3		15		
Resistance	R	The value of R when the voltage across R_X4 and $V_{IN}3$ is 0.5 V.		30		kΩ
Load regulation 1	ΔV1	+0.1 mA < I _{OUT} 1 < +5 mA : V1			±20	mV
Load regulation 2	ΔV2	+0.1 mA < I _{OUT} 2 < +5 mA : V2			±20	mV
Load regulation 3	ΔV3	+0.1 mA < I _{OUT} 3 < +5 mA : V3			±20	mV
Load regulation 4	ΔV4	+0.1 mA < I _{OUT} 4 < +5 mA : V4			±20	mV
Load regulation –1A	-ΔV1A	–0.5 mA < I _{OUT} 1 < –0.1 mA : V1			±20	mV
Load regulation –2A	-ΔV2A	–0.5 mA < I _{OUT} 2 < –0.1 mA : V2			±20	mV
Load regulation –3	-ΔV3	–10 mA < I _{OUT} 3 < –0.1 mA : V3			±20	mV
Load regulation -4	-ΔV4	-10 mA < I _{OUT} 4 < -0.1 mA : V4			±20	mV
Load regulation –1B	–ΔV1B	-5 mA < I _{OUT} 1 < -0.1 mA, B _{IN} = GND : V1			±20	mV
Load regulation –2B	-ΔV2B	-5 mA < I _{OUT} 2 < -0.1 mA, B _{IN} = GND : V2			±20	mV
OUTR pin saturation voltage	V _{OUTR}	I _{OUT} = 20 mA, V _{CC} – INR = 2.7 : OUTR – V _{EE}			0.5	V

Note: For I_{OUT} , minus (–) indicates source current and plus (+) indicates sink current.

Pin Assignment



Block Diagram



(This circuit must be used with $V_{RX}1 \geq V_{RX}2 \geq V_{RX}3 \geq V_{RX}4.)$



Maximum Output Current Load Test Conditions



Set the output load resistors (R1 to R8) so that currents of 25 to 30 mA maximum (except for the V3 and V4 source sides, which can handle about 60 mA) flow in the sink and source sides when high (on state) levels are input to inputs 1 and 2.



 $\begin{array}{l} \cdot \ V_{REF} \ control \ block \\ \ Determining \ the \ TR1 \ drive \ current \\ I = \frac{V_{CC} - V_{BE} - V_{IN}}{11 \ k + R} \\ (V_{BE} \approx 0.7 \ V) \\ \ Drive \ current \\ I_{O} \approx 10I = \frac{V_{CC} - 0.7 - V_{IN}}{11 \ k + R} \times 10 \\ \ Assume \ that \ the \ TR1_{hFE} \ is \ 50 \ for \ this \ calculation. \end{array}$



Note: Connect INR to $V_{\mbox{\scriptsize CC}}$ when INR and OUTR are not used.



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1997. Specifications and information herein are subject to change without notice.