

LA5692D, 5692S, 5692M

Voltage Regulator Driver with Watchdog Timer

Overview

The LA5692 is a single-chip voltage regulator for microcomputer system monitor use that performs the functions of 5V output voltage control, watchdog timer, and voltage detector. Since the LA5692 can hold the reset output, it is especially suited for use in peripheral control and monitor output applications (example: valves used in refrigeration equipment, hot water supply system).

Applications

• Microcomputer system for car equipment, refrigeration/ heating equipment, office automation equipment.

Functions

- Output voltage 5V control.
- · Watchdog timer.
- Reset generation at power-ON mode.
- Reset hold output [RES (2)] (Cleared with CK reinput).


Features

- An external PNP transistor can be used to provide a lowsaturation voltage regulator.
- CK input with edge detector.
- Variable detection voltage.
- The watchdog time can be made longer.

Package Dimensions


unit: mm

3001B-DIP8




unit: mm

3017B-SIP9



unit: mm

3032B-MFP8



Specifications

Maximum Ratings at Ta=25°C

Parameter	Symbol	Conditions	Ratings	Unit
Control pin voltage	V _{CONT} max	1s	60	V
Control pin voltage	V _{CONT} max		41	V
Control pin current	I _{CONT} max	*V _{CC} ≥6V	11	mA
CK input voltage	V _{CK} max		25	V
Reset pin voltage	V _{RES(1)} max,		41	V
	V _{RES(2)} max			
Allowable power dissipation	Pd max	LA5692D, 5692S	500	mW
		LA5692M	370	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

^{* :} A PNP transistor is connected to the LA5692D, 5692S externally to provide a low-saturation voltage regulator.

Therefore, I_{CONT}≈100mA will flow, as starting current, in the V_{CC} range where the output cannot be regulated.


Operating Conditions at Ta=25°C

Parameter	Symbol	Conditions	Ratings	Unit
Control pin voltage	VCONT		6 to 40	V
Control pin current	I _{CONT} max		10	mA
Reset output current	IRES(1)max,	External R pull-up	8	mA
	IRES ₍₂₎ max			
Reset detection voltage	V _S min		4	V


Operating Characteristics at Ta=25 $^{\circ}$ C, V_{CC}=14V, I_O=50mA, unless otherwise specified.

Parameter	Symbol	Conditions	Ratings			Unit
		Conditions	min	typ	max	
Output voltage	Vo		4.8	5.0	5.2	V
Line regulation1	ΔV _{OLN} 1	9V≤V _{CC} ≤16V		2	10	mV
Line regulation2	ΔV _{OLN} 2	6V≤V _{CC} ≤40V		4	30	mV
Load regulation	ΔV_{OLD}	1mA≤I _O ≤50mA		4	30	mV
Current dissipation	Icc	I _O =0		4.4	6.5	mA
Output noise voltage	V _{NO}	10Hz≤f≤100kHz, V _{CK} =0		150		μV
Temperature coefficient	ΔV _O /ΔTa	I _O =5mA, −40°C≤Ta≤+85°C		±0.2		mV/°C
of output voltage						
Reference voltage	V _{REF}		1.13	1.18	1.23	V
'H'-level CK input voltage	V _{IH}		2			V
'L'-level CK input voltage	V _{IL}				0.8	V
'H'-level CK input current	I _{IH}	V _{CK} =5V		0.3	0.7	mA
'L'-level CK input current	I _{IL}	V _{CK} =0V	-1.0	-0.1		μA
'H'-level reset output voltage	VORH(1)/	RES(2): 10kΩ pull-up	4.8	5.0	5.2	V
	VORH(2)					
'L'-level reset output voltage1	V _{ORL} (1)1/	RES(2): 10kΩ pull-up		40	200	mV
	VORL(2)1					
'L'-level reset output voltage2	V _{ORL} (1)2/	IRES(1)=IRES(2)=8mA		0.16	0.8	V
	VORL(2)2					
CK input pulse width	tCKW	V _{CK} =5V	3			μs
Reset output delay time	t _d	C _t =1µF	7.5	10	12.5	ms
Watchdog time	t _{WD}	C _t =1µF	30	40	50	ms
Watchdog reset time	t _{WR}	C _t =1µF	0.1	0.25	0.4	ms
Reset hysteresis voltage	Vhys	V _S =4.5V	100	200	300	mV

Pin Assignment




Equivalent Circuit Block Diagram



 $\overline{RES}(1)$: Contains a pull-up resistor of $10k\Omega.$


 $\overline{RES}(2)$: Open collector

Test Circuit



Unit (resistance : Ω , capacitance : F)

Sample Application Circuit




Unit (resistance : Ω , capacitance : F)


Note on application


- 1. For stable operation, place Cin, CO, and TR1 as near to the IC as possible.
- 2. When used in 0°C or below it, a capacitor of which impedance at high-frequency operation is low and has a good temperature characteristic (such as SANYO OS-CON capacitor or others) should be used to prevent oscillation.
- 3. Set V_S to the output voltage level where the circuit will be reset using external resistors R1 and R2. V_S should be set to 4V or greater due to internal circuit operation.
- 4. C_{CK} must be inserted to cut the high range element of clock noise to prevent it from becoming a reset output noise.
- 5. For Ct, a capacitor which less varies the capacitance according to the temperature should be used.

Timing Chart



Note: Edge-triggered at the point indicated by the arrow of C_K signal.





- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.