LA6542M



4-Channel Bridge (BTL) Driver for CD-ROM

0.8

SANYO : MFP36SLF

[LA6542

Package Dimensions

unit: mm

3204-MFP36SLF

Overview

The LA6542M is a 4-channel bridge (BTL) driver developed for CD-ROM applications.

Functions

- 4-channel power amplifier with bridge circuit (BTL)
- I_omax: 1A
- Integrated muting circuit

(MUTE: Output OFF at Low, output ON at High. MUTE1 is for channels 1 and 2, and MUTE2 for channels 3 and 4.)

- Slew rate 0.5 V/ μ s
- Integrated thermal shutdown circuit

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol Conditions	Ratings	Unit
Maximum supply voltage 1	V _{CC} max/	14	V
Maximum supply voltage 2	V _S max V _S 1,2	14	V
Maximum input voltage	V _{IN} max Input pris V _{IN} 1 to 4	13	V
Mute pin voltage	V _{MUTE} max	13	V
Allowable power dissipation	Pd max C only	0.9	W
Operating temperature	Topr ///	-20 to +75	°C
Storage temperature	Tstg	-55 to +150	°C
فللحبة فتلجي			

Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended operation voltage 1	V _{CC}		4 to 13	V
Recommended operation voltage 2-1	V _S 1		4 to 13	V
Recommended operation voltage 2-2	V _S 2		4 to 13	V

 $*V_{CC} \ge V_{S}1, 2$

Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Devension		conditions	Ratings			
Parameter	Symbol		min	typ	max	Unit
V _{CC} no-load current drain	I _{CC} 1	All outputs ON (MUTE1, MUTE2: High)	5	10	20	mA
	I _{CC} 2	All outputs OFF (MUTE1, MUTE2: Low)		a ⁶⁷ a ⁶⁴ 5	10	mA
V _S 1 no-load current drain	I _S 1-1	CH1, 2 ON (MUTE1, MUTE2: High)	J. a. Mark	10	30	mA
	I _S 1-2	CH1, 2 OFF (MUTE1, MUTE2: Low)	and the second second	Î	4	mA
V _S 2 no-load current drain	I _S 2-1	CH3, 4 ON (MUTE1, MUTE2: High)	And the second second	0 , Sto	30	Am
	I _S 2-2	CH3, 4 OFF (MUTE1, MUTE2: Low)		1990 1990	4,	, mA
Output offset voltage	V _{OF} 1 to 4	Potential difference between plus and minus outputs		Store of	50	mV
Input voltage range	V _{IN}	Input voltage range for V _{IN} 1 to V _{IN} 4	0.5		5	V
Output voltage (source)	Vsource	Plus and minus outputs at high level	⊚/ <u>⇒</u> , '4.4	4.7		V
		I _O = 700 mA		No. of Contraction		
(sink)	Vsink	Plus and minus outputs at low level		0.3	0.6	V
		I _O = 700 mA				
Closed circuit voltage gain	VG	Voltage gain between BTL amplifiers		, ^{"42} 6		dB
Slew rate	SR	(Note 1)	Sand Party and Party	0.5		V/µs
Mute ON voltage	V _{MUTE}	MUTE1, MUTE2 voltage when output is ON (Note 2)	South States	1.5	2	V
Mute ON current	I _{MUTE}	MUTE1, MUTE2 current when output is ON (Note 2)		6	10	μΑ

Electrical Characteristics at V_{CC} = 12V, $~V_S$ = 5V, Ta = 25 $^\circ C$

Note 1: Guaranteed design value

Note 2: MUTE works on all channels. At High, amplifier output is ON and at Low amplifier output is OFF (output impedance becomes HI).



Pin Assignment



Pin Function

Pin number	Pin name	Equivalent circuit	Pin function
1, 2			
17, 18	55		Substrate
19, 20	RF		(minimum potențial)
35, 36			
7, 9	V _{IN} 1, V _{IN} 2		Input pins for CH1 and CH2
11, 13	V _{IN} 3, V _{IN} 4		Input pins for CH3 and CH4
8, 10	VG1, VG2		Input pris for CH3 and CH2 (for gain adjustment)
8, 10 12, 14	VG1, VG2 VG3, VG4		Input pins for CH3 and CH4 (for gain adjustment)
		$\begin{array}{c} 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\$	Power supply
16			Level shift circuit reference voltage
22	V _{REF} OUT		(V _{REF} 1 buffer amplifier output [*])
		(22) (20(35(36) 2)	V-KEF i bailor ampiner burbury
		V _{REF} OUT	A A A A A A A A A A A A A A A A A A A
3	V _{OUT}	<i>[</i>	OP amp output
4	V _{IN} -		OP anto inverted input
5	V _{IN} +		OP amp non-inverted input
6	MUTE1		CH1, CH2 output ON/OFF
15	MUTE2		CH3, CH4 output ON/OFF
			and the second
			d de la companya de la
		MUTE1, 2	
		bias circuit	
		(1)(2)(17)(18) (49)(20)(35)(36)	
		(19)2U(35)36) A11138	
21	V _{REF} IN	11 2000 11	Level shift circuit reference voltage input
		// <i>M</i> ala 1/	(V _{REF} buffer amplifier input*)
23	V _O 8	1/ & >> //	CH4 inverted output (AMP8 output)
24	V ₀ 7		CH4 non-inverted output (AMP7 output)
26	V _O 6	// 🔍 👘 //	CH3 inverted output (AMP6 output)
27	V ₀ 5	1 (i)	CH3 non-inverted output (AMP5 output)
28	V ₀ 4	Vcc	CH2 inverted output (AMP4 output)
29	Va3		CH2 non-inverted output (AMP3 output)
31	No2	3)29/29 3)29/29 3)29/29	CH1 inverted output (AMP2 output)
32	81-1		CH1 non-inverted output (AMP1 output)
52	V ₀ 1		
		GND (1)(2)(17)(18)	
Call State		(1)(2)(1)(18) (19)(20)(35)(36)	
	A Real P	A11137	
El.	4. 19		
and a second sec			
and the second se			
25	V _S 2	V /	CH3 (AMP5, AMP6), CH4 (AMP7, AMP8)
	A A	/	output stage power supply
30	V _S 1		CH1 (AMP1, AMP2), CH2 (AMP3, AMP4)
			output stage power supply
33	V _{SS} -OUT		Output stage reference voltage (V _{SS} 1/2: typ)
			(V _{REF} 2 buffer amplifier output*)
34	V _{SS}		Connect to VS1, VS2 (resistance split) to
			generate V _{SS} OUT
*Soo block	k diagram on r	next name	

*See block diagram on next page.

Block Diagram



Sample Application Circuit



Gain Setting (input pins and adjustment pins)

A simplified diagram of V_{IN} and VG is shown below.

- 1) Consider an 11 k Ω (typ.) resistor inserted between V_IN and VG.
- 2) When not the pin VG but the pin V_{IN} is used alone, the BTL gain (between V_{O}^+ and V_{O}^-) is set to 6 dB (0 dB for AMP only). This also applies for the case when V_{IN} is not used and an 11 k Ω external resistor is connected to VG for input
- 3) Gain is set by the input impedance as seen from point A.
 - When VG only is used and the external resistor is R, the BTL gain (between V_0^+ and V_0^-) is 20 log (11 k Ω/R) + 6 dB.

When an 11 k Ω resistor is inserted between V_{IN} and VG, and input is via V_{IN}, the combined resistance Rz as seen from point A is Rz = 5.5 k Ω . Gain is

20 log (11 k Ω /5.5 k Ω) + 6 dB = 12 dB.



Offset Voltage

This IC incorporates a level shifter circuit. The input references the V_{REF} to be applied, and references the voltage ($V_{SS} - V_{BE}$ (0.7))/2V to be output.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd: strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the exert that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.