

LA6544M

Four-Channel Bridge (BTL) Driver for CD-ROM

Overview

The LA6544M is a 4-channel bridge (BTL) driver developed for use in CD-ROM systems.

Functions

- Bridge connected (BTL) four-channel power amplifier
- V_{CE} (residual voltage) minimized (channels 1 to 3) by using two power supplies.
- I_Omax: 1.0 A
- Muting circuit provided (output on/off control)



Specifications Maximum Ratings at Ta = 25°C

(MUTE pin: low for output off, high for output on. MUTE1: controls channel 1, MUTE2: controls channels 2, 3, and 4.)

- Thermal protection (shutdown) circuit
- Separated output stage power supply (VS1: channels 1, 2, and 3, VS2: channel 4)

Package Dimensions

unit: mm





Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V _{CC} max	$V_{CC} \ge V_S 1, 2$	14	V
Maximum supply voltage 2	V _S max	$V_{S1}, 2, V_{CC} \ge V_{S1}, 2$	14	V
Input voltage	V _{IN} max	N max Each of the input pins V _{IN} 1 to V _{IN} 4		V
MUTE pin voltage	V _{MUTE} max		13	V
Allowable newer dissinction	Delmay	Independent IC	0.9	W
Allowable power dissipation	Pd max	Mounted on the specified PCB (76.1 \times 114.3 \times 1.6 mm³, glass epoxy)	2.1	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Recommended Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
	V _{CC}	$V_{CC} \ge V_S 1, 2$	4 to 13	V
Operating supply voltage	V _S 1, 2	V_S1 and V_S2 are the output stage power supply. $V_{CC} \geq V_S1$ and V_S2	4 to 13	V

Electrical Characteristics at Ta = 25°C, $V_{CC} = V_S 2 = 12$ V, $V_S 1 = 5$ V, $V_{REF} = 2.5$ V

Deveryor	Ourshall		Ratings			
Parameter	Symbol	Conditions	min	typ	max	Unit
V _{CC} no load current drain 1	I _{CC} -ON	Output on (MUTE1 and MUTE2: high), V _{CC}		10	25	mA
V _{CC} no load current drain 2	I _{CC} -OFF	Output off (MUTE1 and MUTE2: low), V _{CC}			4	mA
VS1 no load current drain 1	I _S 1-ON	Output on (MUTE1 and MUTE2: high), V _S 1		20	35	mA
VS1 no load current drain 2	I _S 2-OFF	Output off (MUTE1 and MUTE2: low), V _S 1			4	mA
VS2 no load current drain 1	I _S 2-ON	Output on (MUTE1 and MUTE2: high), V _S 2		5	10	mA
VS2 no load current drain 2	I _S 2-OFF	Output off (MUTE1 and MUTE2: low), V _S 2			4	mA
Output offset voltage V _{OF} 1 to 4		Potential difference between the + and – outputs for each channel	-50		+50	mV
Input voltage range 1	V _{IN} 1	Input voltage range for channels 1, 2, and 3	0		V _S 1	V
Input voltage range 2	V _{IN} 2	Input voltage range for channel 4	0		V _S 2	V
Output voltage 1	VO1	I_{O} = 700 mA, the difference between the outputs for channels 1, 2, and 3				V
Output voltage 2	VO2	I_{O} = 700 mA, the difference between the outputs for channel 4		11		V
Cleared sizewit veltage gain	VG1	The BTL amplifier voltage gain for channels 1, 2, and 3		7		dB
Closed circuit voltage gain	VG2	The BTL amplifier voltage gain for channel 4		14		dB
Slew rate	SR	*1		0.5		V/µs
Muting on voltage	V _{MUTE}	MUTE1 and MUTE2. The voltage at which the output turns on. *2		1.5	2	V

Notes: 1. Design guarantee value. 2. The MUTE1, and MUTE2 pins turn the output on when high and off when low. When the output is off, the outputs will be in the high-impedance state.

The figure below shows the relationship between the channels and the MUTE pins and between the channels and the power supplies.

System Figure



Block Diagram and Pin Assignment



Pin Functions

Pin No.	Pin	Function			
1	RF	Substrate (lowest potential)			
2	RF	Substrate (lowest potential)			
3	(NC)	Unused.			
4	V _{SS} 2	Connect to V _S 2.			
5	V _{SS} 2-OUT	Output stage reference voltage output ((V _S 2-VBE)/2, typical)			
6	MUTE1	Channel 1 output on/off control			
7	V _{IN} 1	Channel 1 input			
8	VG1	Channel 1 input (gain adjustment)			
9	V _{IN} 2	Channel 2 input			
10	VG2	Channel 2 input (gain adjustment)			
11	V _{IN} 3	Channel 3 input			
12	VG3	Channel 3 input (gain adjustment)			
13	V _{IN} 4	Channel 4 input			
14	VG4	Channel 4 input (adjustment)			
15	MUTE2	Channels 2, 3, and 4 on/off control			
16	V _{CC}	Power supply			
17	RF	Substrate (lowest potential)			
18	RF	Substrate (lowest potential)			
19	RF	Substrate (lowest potential)			
20	RF	Substrate (lowest potential)			
21	V_{REF} IN	Reference voltage input (V _{REF} 1 buffer amplifier input)			
22	$V_{REF}OUT$	Reference voltage output (V _{REF} 1 buffer amplifier output)			
23	V _O 4-	Channel 4 inverted output			
24	V _O 4+	Channel 4 noninverted output			
25	V _S 2	Channel 4 output stage power supply			
26	V _O 3-	Channel 3 inverted output			
27	V _O 3+	Channel 3 noninverted output			
28	V _O 2-	Channel 2 inverted output			
29	V _O 2+	Channel 2 noninverted output			
30	V _S 1	Channels 1, 2, and 3 output stage power supply			
31	V _O 1-	Channel 1 inverted output			
32	V _O 1+	Channel 1 noninverted output			
33	V _{SS} 1-OUT	Output stage reference voltage (Outputs V _{SS} /2: typical) (V _{REF} 2 buffer amplifier output)			
34	V _{SS} 1	Connect to V _S 1. (V _{SS} 1 - OUT is generated by a resistor divider.)			
35	RF	Substrate (lowest potential)			
36	RF	Substrate (lowest potential)			

Sample Application Circuit



A12683

Pin Description

Pin No.	Pin	Symbol	Function	Equivalent circuit
7 8 9 10 11 12 13 14	V _{IN} * VG* (Input)	V _{IN} 1 VG1 VG2 VG2 VIN3 VG3 VIN4 VG4	Inputs for each channel	$(1) (3) (V_{IN}) (V$
32 31 29 28 27 26 24 23	V _O * (Output)	V ₀ 1+ V ₀ 1- V ₀ 2+ V ₀ 2- V ₀ 3+ V ₀ 3- V ₀ 4+ V ₀ 4-	Outputs for each channel	
6 15	MUTE	MUTE1 MUTE2	Output on/off control	6 MUTE1, 2 (15) RF A12686

Gain Setting (Functions of the Input and Gain Adjustment Pins)

The figures present overviews of the V_{IN} and VG pin circuits. (These are the same as the block diagrams.)

- 1. Consider resistors (11 k Ω , typical) to be inserted between the V_{IN} and VG pins. This should be seen as being the same as the operational amplifier noninverting input (V_{IN}⁺).
- 2. If the VG pins are not used, and only the V_{IN} pins are used, the BTL gain (across the V_{O^+} and V_{O^-} outputs) will be 7 dB for channels 1, 2, and 3 (amplifier units: 1 dB + BTL: 6 dB) and 14 dB for channel 4 (amplifier units: 8 dB + BTL: 6 dB).

If the V_{IN} pins are not used and 11 k Ω external resistors are attached to the VG pins, input to the opposite ends of those resistors will result in equivalent circuit operation. However, the V_{IN} pins should be used and the gain set to minimize the I/O gain temperature characteristics.



Offset Voltage

This IC includes built-in level shifting circuits. For input to which V_{REF} is applied as a reference, the output is referenced to the voltage $V_{SS}1/2$ (V) for channels 1, 2, and 3, and the output is referenced to the voltage $(V_{SS}2 - V_{BE}(0.7))/2$ (V) for channel 4.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 2000. Specifications and information herein are subject to change without notice.