Ordering number: EN4040



### Overview

The LA7282 and 7282M are small package LSIs containing all functions necessary to record and playback VTR audio signal.

### Features

- Smaller package leaves large space for other components.
- Delete of In and Output electrolysis capacitor.
- Low capacitor (0.1 µF) for the line amp inputs (PE IN and AUDIO IN)
- Non-Adjustment of PB Gain by less gain scatter

# Package Dimensions

unit:mm



Pin Assignment



-

unit : mm



# SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

6292TS No. 4040-1/7

Maximum Ratings at Ta = 25°C						unit
Maximum Supply Voltage	V <sub>CC</sub> max	<b>S</b>		14		V .
Pin 1 Input Voltage	V <sub>IN1</sub>	Ta = 65°C, f = 80 kHz (sin), $I_{LK} = 10 \ \mu A$	9	90 (±45)	۲	√р-р
Pin 1 Input Current	I <sub>IN1</sub>			±1.5		mA
Allowable Power Dissipation	Pd max	Ta $\leq$ 65°C, when mounted on the recommended PCB		400		mW
<b>Operating Temperature</b>	Topr		-10	0 to +65		°C
Storage Temperature	Tstg		-55	to +125		°C
Operating Conditions at Ta = 2	5°C					unit
Recommended Supply Voltage	V <sub>CC</sub>			12.0		V
Operating Voltage Range	$V_{CC}$ op		11.25	to 12.75		v
Operating Characteristics at Ta	= 25°C, V	$V_{\rm CC} = 12 \text{ V}, \text{ f} = 1 \text{ kHz}, \text{ OdBv} = :$	1.0 Vrms			
	_		min	typ	max	unit
Current Dissipation (EE)	ICCE	Quiescent	8.0	12.0	17.0	mA
Current Dissipation (PB)	ICCP	Quiescent	9.0	13.0	18.0	mА
Current Dissipation (REC)	ICCR	Quiescent	7.0	10.0	14.0	mA
Overall Gain at PB Mode	VG <sub>PB</sub>	EQ IN-LINE OUT, $V_{O} = -5 \text{ dBv}$	59.0	59.5	60.0	dB
[Equalizing Amp]						
Open Loop Voltage Gain	VG <sub>OE</sub>	$V_{\rm O} = -5  \rm dBv$	66.0	71.0		₫B
Equivalent Input Noise Voltage	V <sub>NIE</sub>	$Rg = 2.2 k\Omega$ , DIN Audio Filter		1.2	1.8	μVrm
Input Impedance	$z_{INE}$			130		kΩ
[Line Amp]	VC	X. C.D.	21.0	24 E	<b></b>	
Voltage Gain (PB IN)	VG <sub>LP</sub>	$V_{O} = -5  dBv$	21.0	21.5	22.0	dB
Voltage Gain (EE,REC IN) Total Harmonic Distortion	VG <sub>LR</sub>	$V_{O} = -5  dBv$	21.0	21.5	22.0	dB øz
Output Noise Voltage	THD <sub>L</sub>	$V_{O} = -5 \text{ dBv}$ DIN Audio Filter		0.3 -70.0	0.5 -64.0	% 4Pu
Input Impedance (PB IN)	V <sub>NOL</sub>	Din Audio Filter		-70.0 120	-04.0	dBv
Input Impedance (EE,REC IN)	Z <sub>IN1</sub> Zava			120		kΩ kΩ
Maximum Output Voltage	z <sub>in2</sub> v <sub>oml</sub>	THD = 3%	1.5	2.1		Vrms
Output Voltage at ALC	V <sub>OA</sub>	$V_{\rm IN} = -28  \rm dBv$	-9.0	-8.0	-7.0	đBv
ALC Effect	ALC	$V_{\rm IN} = -28$ to $-8$ dBv	210	1.5	3.0	dB
Total Harmonic Distortion at ALC		$V_{\rm IN} = -28  \rm dBv$		0.25	0.6	70
[Recording Amp]	A					
Voltage Gain (open loop)	VG <sub>OR</sub>	$V_{O} = -5  dBv$	47.0	52.0		dB
Voltage Gain (closed loop)	VGCR	$V_{O} = -5  dBv$	12.5	13.0	13.5	đB
Total Harmonic Distortion	THDR	$V_{O} = -5  dBv$		0.1	0.3	%
Input Impedance	Z <sub>INR</sub>			50		kΩ
Maximum Output Voltage	VOMR	THD = 3%	1.5	2.0		Vrms
[Muting Circuit]	Unit					
On Voltage	V <sub>MON</sub>	Pin 22, DC	3.8		6.0	v
Off Voltage	V <sub>MOFF</sub>	Pin 22, DC	0		1.0	$\mathbf{v}$
Mute Attenuation Level (PB,EE)	M <sub>P</sub> , M <sub>E</sub>		80.0	90.0		dB
Mute Attenuation Level (REC)	MR		65.0	70.0		dB
[PB/EE Selector Circuit]	-					
PB Mode Hold Voltage	$v_{pp}$	Pin 23, DC	0		1.0	v
EE Mode Hold Voltage	V <sub>PE</sub>	Pin 23, DC	3.3		6.0	v
[REC/EE Selector Circuit]						
PEC Mada Hald Valeas		D: 44 D.0	~ ~		• -	

LA7282,7282M

•

.



		LA7282,7282M				
			min	typ	max	unit
[Equalizer Selector Circuit]						
Switch On Voltage	V <sub>EON</sub>	Pin 20, 21, DC	3.5		6.0	v
Switch Off Voltage	V <sub>EOFF</sub>	Pin 20, 21, DC	0		0.8	v
[Head Selector Switch]	2011					
Pin 1 On Resistance	R <sub>ON1</sub>	$I1 = \pm 1 mA$		15	30	Ω
Pin 2 On Resistance	R <sub>ON2</sub>	$I2 = \pm 1 mA$		5	10	Ω
Pin 1 Input Voltage	$v_{IN1}$	$Ta = 65^{\circ}C$ , f = 80 kHz (sin), $I_{LK} = 10 \ \mu A$			±45	v

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

third parties.

ŝ

This catalog provides information as of **December**, 1996. Specifications and information herein are subject to change without notice.

No. 4040-3/7

.



No. 4040-4/7



-

.:

# Unit (resistance : $\Omega$ , capacitance : F)

# <Switch Setting Table>

Parameter (Symbol)	sw1	SW2	SW3	SW4	SW5	$\mathbf{v}_{\mathbf{M}}$	v <sub>P</sub>	V <sub>R</sub>	Input	Measurement
ICCE	2	1	1	2	1	GND	5V	GND	-	А
ICCP	2	1	1	2	1	GND	GND	GND	•	A
ICCR	2	1	1	2	1	GND	5V	5V	•	А
VGPB	1	1	1	2	1	GND	GND	GND	V <sub>IN</sub> 1	V <sub>O</sub> 2
VG <sub>OE</sub>	1	2	2	2	1	GND	GND	GND	V <sub>IN</sub> 1	v <sub>0</sub> 1
v <sub>NIE</sub>	2	1	2	2	1	GND	GND	GND	-	V <sub>O</sub> 1
VG <sub>LP</sub> , THD <sub>L</sub> , V <sub>OML</sub>	2	1	2	2	1	GND	GND	GND	V <sub>IN</sub> 2	V <sub>O<sup>2</sup></sub>
VG <sub>LR</sub>	2	1	1	2	1	GND	5V	GND	V <sub>IN</sub> 3	V <sub>O</sub> 2
V <sub>NOL</sub>	2	1	2	2	1	GND	5V	GND	-	V <sub>O<sup>2</sup></sub>
V <sub>OA</sub> , ALC, THD <sub>A</sub>	. 2	1	2	1	1	GND	5V	GND	V <sub>IN</sub> 3	v <sub>O<sup>2</sup></sub>
VG <sub>OR</sub>	2	1	2	2	2	GND	5V	GND	V <sub>IN</sub> 4	V <sub>O</sub> 3
VG <sub>CR</sub> , THD <sub>R</sub> , V <sub>OMR</sub>	2	1	2	2	1	GND	5V	GND	$v_{IN^4}$	V <sub>O</sub> 3
MP	1	1	1	2	1	5V	GND	GND	$v_{IN^1}$	V <sub>O<sup>2</sup></sub>
M <sub>R</sub>	2	1	1	2	1	5V	5V	GND	V <sub>IN</sub> 4	V <sub>O</sub> 3
ME	2	1	2	2	1	5V	5V	GND	V <sub>IN</sub> 2	V <sub>O<sup>2</sup></sub>

No. 4040-5/7

÷

Pin Fu	nctions		
Pin No.	Function	Terminal Circuit	Description
1	Head Switch 1 (High voltage)		EE, PB: on; REC: off On resistance: 10 $\Omega$ , typ. With stand voltage during off: ±45 V (f = 80 kHz)
2	EQ AMP Input and Head Switch 2		<ul> <li>Input playback signal to the head.</li> <li>Input impedance: 130 kΩ, typ.</li> <li>EE, REC: on; PB: off</li> <li>Switch on resistance: 5 Ω, typ.</li> </ul>
3	GND		An exclusive GND for pin 1 head switch 1, EQ AMP and playback EP switch
4	EP Switch 1		Sets the tape head resonant frequency. On resistance: 15 $\Omega$ , typ. Input impedance: 120 k $\Omega$ , typ. (playback EP mode)
5	EP Switch 2	(3) 12k # #	Increases the voltage gain at higher frequencies by reducing negative feedback amount of the PB EQ AMP. On resistance: 15 $\Omega$ , typ. Input impedance: 12 k $\Omega$ , typ. (playback EP mode)
6	EQ AMP NFB		Input of negative feedback of the EQ AMP to establish desired equalizing characteristics.
7	GND		Common return for all circuits except for EQ AMP and head switch 1.
8	EQ AMP Output	®	
9	LINE AMP PB Input		Input PB signal to the EQ AMP. The input impedance of pin 9 is high (120 k $\Omega$ ) and requires a small coupling capacitor of 0.1 $\mu$ F.
10	ALC FILTER		Connecting this pin to GND through a capacitor enables detec- tion. The RC time constant sets attack recovery time.
11	LINE AMP Audio Input		Input EE, REC signal. R1 R2 The amp gain should be set for 21.5 dB. The input impedance of pin 11 is high (120 k\Omega) and requires a small coupling capacitor of 0.1 $\mu$ F.
12	ALC Detect Input		$\begin{array}{c c} R_1 & \\ \hline \\ R_2 & \\ \hline \\$
13	LINE AMP Output		Output impedance: 50 Ω, typ.

# LA7282,7282M

·



No. 4040-6/7

#### Pin No. Function Terminal Circuit Description **REC AMP Input** Input recording signal from LINE AMP. 14 Input current is set by the divider consisting of $R_1$ and $R_2$ . Pin 14 requires no coupling capacitor since REC AMP is to operate at zero (14) R21 level and as inverting amp. 15 LP Switch Sets the high peaking point to the frequency suitable for LP. On resistance: 15 $\Omega$ typ. Input impedance: 60 k $\Omega$ typ. 16 REC AMP NFB Connecting an L, C, R network to this pin causes a peaking frequency to rise. 17 **REC AMP** Output impedance: 40 $\Omega$ typ. Output 18 **Ripple Filter** Connecting a electrolytic capacitor across this pin and GND v<sub>∞</sub> smoothes ripples. Each AMP Vcc $V_{CC} = 15 V \max$ $V_{CC} = 11.25 - 12.75 V typ.$ 19 Supply Voltage $(v_{CC})$ 20 LP Control Applying 3.5 V DC or more (6.0 V max.) to this pin turns on LP switch (pin 15). The switch turns off at 0.8 V or below. $(2\hat{0})$ 21 EP Control Applying 3.5 V DC or more (6.0 V max.) to this pin turns on EP 104 switch (pin 4,5) and LP switch (pin 15). The switches turn off at (2î 0.8 V or below. 22 MUTE Control Applying 3.8 V DC or more (6.0 V max.) to this pin turns on mute circuit. The mute is disabled at 1.0 V or below. [Control mode] MUTE ILJ MUTE 'HJ Mode LINE AMP REC AMP LINE AMP REC AMP PB Mode 0 $\mathbf{x}$ X X EE Mode Ō Ô × × 0 0 0 REC Mode Х

## LA7282,7282M

Applying 3.3 V DC or more (6.0 V max.) to this pin enters EE mode and 1.0 V or below PB mode.

[O: Pass signal, x: Block signal]

24	REC Control		Applying 3.0 V DC or more (up to $V_{CC}$ ) to this pin enters REC mode and 1.0 V or below EE mode.
	··=	Unit (resistance : Ω)	
			No. 4040-7/

PB Control

23