Monolithic Linear IC



### **Overview**

The LA7356 and LA7356M are PAL/SECAM discrimination ICs. Since these products do not require external circuits such as ceramic filters and tank resonators, the number of external components is reduced. Thus they allow the discriminator block to be implemented in a smaller space and at a lower cost.

## **Functions**

- Burst/CW switching
- Limit amplifier
- Frequency phase conversion
- Phase comparator
- Comparator

#### Features

- These products enable the implementation of discrimination circuits with high sensitivity even with weak signals or with strong burst input levels.
- Ceramic capacitors are the only required external components when used in conjunction with the Sanyo LA7430 and LA7435. In particular, ceramic filters and tank circuits are not required.
- · Completely adjustment-free
- · Low power dissipation
- Compact package

## **Package Dimensions**

unit: mm 3098B-DIP10S



#### 3086A-MFP10S



## **Specifications**

### Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		7.0	v
Allowable power dissipation	Pd max	Ta ≤ +65°C	120	mW
Operating temperature	Topr		-10 to +65	
Storage temperature	Tstg		-40 to +125	•C

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

## **Operating Conditions at Ta = 25^{\circ}C**

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V <sub>CC</sub>		5.0	v	
Operating supply voltage range	V <sub>CC</sub> op		4.8 to 5.2	V	

# Operating Characteristics at Ta = 25°C, V<sub>CC</sub> = 5 V

Decemeter	O						
Parameter	Symbol	Conditions	min	typ	max	Unit	
Quiescent current (1)	lcc1	Pin 5 = GND, Pin 7: input current, Output: T4	7.0	10.0	13.0	mA	
Quiescent current (2)	lcc <sup>2</sup>	Pin 5 = V <sub>CC</sub> , Pin 7: input current, Output: T4	7.5	10.5	13.5	mA	
BGP threshold level	втн	Slowly increase the DC voltage applied to pin 5 starting at 0 V. The pin 5 voltage input signal when a signal appears on pin 2 is 300 mV p-p. Output: T2	2.2	2.5	2.8	v	
SYNC threshold level	STH	Slowly increase the DC voltage applied to pin 5 starting at 0 V. The pin 5 voltage input signal when a signal appears on pin 2 is 300 mV p-p. Output: T2	0.6	0.8	1.0	v	
Input limit amplifier gain	LIMG	Defined as the output ratio when a 10 mVp-p amplitude sine wave is input to pin 1. Output: T2	9	12	15	dB	
Input limit amplifier limit level	LIMD	Observe the output amplitude when a 300 mVp-p amplitude sine wave is input to pin 1. Output: T2	150	190	230	mVp-p	
Comparator hysteresis voltage H	CompH	The V1 voltage when T1 goes from low to high when the voltage on V1 is gradually raised from 0 V. Output: T1	2.7	3.0	3.3	v	
Comparator hysteresis voltage L	CompL	The V1 voltage when T1 goes from high to low when the voltage on V1 is gradually lowered from 5 V. Output: T1	2.0	2.3	2.6	v	
DET-OUT output voltage (H)	DETH	With a 2 kΩ load resistance. Output: T1 3.6 4.0		4.0	4.4	V	
DET-OUT output voltage (L)	DETL	With a 2 kΩ load resistance. Output: T1	0	0.2	0.4	V	

## **Switch Conditions**

Symbol	Input	Input signal		Input pulse		Applied voltage		Switch			
	S1	S2	<b>S</b> 3	S4	V1	V2	SW1	SW2	SW3	SW4	SW5
l <sub>CC</sub> 1	No signal	No signal	o V	٥V			OFF	OFF	OFF	OFF	OFF
l <sub>CC</sub> 2	No signal	No signal	5 V	5 V			OFF	OFF	OFF	OFF	OFF
втн	Sig. 1	No signal	οV	0 V		DC. variable	ON	OFF	ON	OFF	OFF
STH	No signal	Sig. 1	οV	0 V		DC, variable	ON	OFF	ON	OFF	OFF
LIMG	Sig. 1	No signal	5 V	0 V			ON	OFF	OFF	OFF	OFF
LIMD	Sig. 1	No signal	5 V	0 V			ON	OFF	OFF	OFF	ON
Comp H	No signal	No signal	No signal	No signal	DC, variable		OFF	ÓN	OFF	OFF	ON
Comp L	No signal	No signal	No signal	No signal	DC, variable		OFF	ON	OFF	OFF	ON
DET H	Sig. 2	Sig. 1	P2	P1	1		OFF	OFF	OFF	OFF	ON
DETL	Sig. 3	Sig. 1	P2	P1			OFF	OFF	OFF	OFF	ON

## Pin Assignment and Equivalent Circuit Block Diagram



#### **Pin Functions**

Pin No. Symbol Equivalent I/O circuit Function 10p This is the chroma signal input pin. It can handle burst signals -H 0 1 CHROMA-IN (an unmodulated carrier for SECAM signals) with an amplitude of between about 50 and 800 mV p-p. 25k C 2,57 (100 #) A02298 Q (100#) 200 HPF output monitor 2 HPF. MONI This pin should be connected to  $V_{CC}$  in normal operation to avoid interference between pins 1 and 3. A02297 Phase comparator output The output is smoothed with a capacitor. FILTER 3 The smoothed output level will be 2.0 V or lower for PAL, and 3.5 V or higher for SECAM or MESECAM. 300 4 10 4 k Q A02298 4 GND

Continued on next page.

Unit (resistance:  $\Omega$ , capacitance: F)

•

#### Continued from preceding page.

		1	Unit (resistance: Ω, capacitance: F)				
Pin No.	Symbol	Equivalent I/O circuit	Function				
5	SYNC + BGP		Input for the BGP + SYNC signal The input level is 1.0 to 2.0 V during the SYNC period () and 3.0 to 4.5 V during the BGP period. Note that when used in conjunction with Sanyo LA7430 and LA7435 single-chip Y/C products, the external circuit connected to pin 5 is unnecessary since those single-chip circuits output a combined BGP and C.SYNC pulse ( ).				
6	DET-ADJ	50K₹ 1K₹ 2.5V (70µ) A02300	Discrimination sensitivity adjustment Increasing the voltage applied to this pin shifts the discrimination toward PAL, and lowering that voltage shifts it towards SECAM. This pin is normatly left open.				
7	V <sub>CC</sub>						
8	FSC-IN	20k 3k ₹ 3k 10p 25k ₹ 25k ₹20k 2.5v (100#) A02301	This is the PAL fsc (4.43 MHz) input pin. It can handle amplitudes between about 300 and 800 mVp-p.				
9	APF. MONI	(50 µ) A02302	APF output monitor This pin should be connected to V <sub>CC</sub> in normal operation to avoid interference between pins 8 and 10.				
10	DET-OUT	¥18k ₹200 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Discriminator output This pin outputs a high level (4.2 V) during SECAM or MESECAM, and a low level (about 0 V) during PAL.				

### **Test Circuit Diagram**



## Input Signals and Pulses for Testing



#### **Application Circuit Diagram**



#### Application

Input the chroma signal to pin 1 and the PAL  $f_{SC}$  to pin 8. Also, input a signal that is the combination of the BGP and C.SYNC signals to pin 5. The output will be a high level during SECAM or MESECAM and a low level during PAL.

The output can be forcibly set to SECAM by connecting pin 3 to  $V_{CC}$  or forcibly set to PAL by connecting pin 3 to GND. This can be used to prevent incorrect operation during weak signal reception.

Note that when used in conjunction with Sanyo LA7430 (multi) and LA7435 (PAL/MESECAM) products, the external circuit connected to pin 5 is unnecessary since those products output a combined BGP and C.SYNC pulse.



This catalog provides information as of **December**, 1996. Specifications and information herein are subject to change without notice.