Monolithic Digital IC



Overview

The LB8109M is an actuator driver IC designed for portable CD players that operate at 2.4 V (two Ni-Cd batteries) or 3.0 V (two dry cells).

Package Dimensions

unit : mm

3148-QIP44MA



Functions and Features

- H bridge drivers (output dynamic range maximum is about 2 V) on chip for four channels to drive each CD actuator (the focus coil, the tracking coil, the spindle motor, and the sled motor).
- Step-up circuit (voltage to be set by an external resistor) on chip that is used to apply voltage to the CD DSP, ASP and microcontroller. Center-tap coil for step-up circuit makes it possible to supply the driver control voltage. (However, the drive Tr, L, C, and Di are all external.)
- Oscillator circuits for each converter on chip. (C and R are external.)
- Four-channel driver control output is divided into two groups (the focus/tracking group and the spindle/sled group) for minimum loss at double-speed play.

Higher operating voltage in each group is converted to power supply of each 2ch H bridge driver by PMW conversion. (However, the PWM PNP-Tr, NPN-Tr, L, C, and Di are all external.)

- Sled motor driving mode is switchable between step drive mode for lower power dissipation, and normal V-type drive mode. (The other three channels are fixed to V-type.)
- In the spindle motor drive circuit, the control gain can be doubled for double-speed play. (Switching port provided.)
- PWM step-down circuit for external power operates when external power (8 V or more) is supplied. In this function, external power is converted to V_{CC} power supply, and two type voltage setting is possible. In play mode, step-up voltage for DSP has to be set lower than V_{CC} , but in charging the battery, it has to be set higher than V_{CC} .

So step-down voltage (V_{CC}) setting of two types is possible with two pairs of external resistor. (Switching port is provided.) (However, the PWM PNP-Tr, NPN-Tr, L, C, and Di are all external.)

- Battery pulse charging function on chip. (However, the drive NPN-Tr, and the current feedback C and R are external.)
- Having one 358-type OP amplifier on chip, it is suitable for a variety of applications. (Power supply: V_{CD})
- The system can be started up and stopped by outputs from the microcontroller.
- Actuator muting function on chip (for all four channels simultaneously).
- · Thermal shutdown circuit on chip.

Specifications

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		7	V
V _{CD} pin input voltage	V _{CD} max		10	V
H bridge output current	I _{OUT} max	Maximum per channel is 400 mA.	800	mA
Allowable power dissipation	Pd max	Independant IC	700	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

Absolute Maximum Ratings at Ta = $25 \circ C$

Allowable Operating Ranges at Ta = $25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		1.6 to 5.0	V
V _{CD} pin input voltage	V _{CD}		3.6 to 9.0	V
V _{CC} drop setting voltage when external voltage input is applied	V _{CC(EXT)}		3.0 to 5.0	V

Electrical Characteristics at Ta = 25 °C, V_{CC} = 3 V, V_{CD} = 4 V

Parameter	Symbol	Conditions	min	typ	max	Unit
[Power Supply Block]						
Standby current drain	Icco	S/S = [H], the total of V_{CC} and V_{CD}			20	μA
V _{CC} no-signal current drain	I _{CC}	$S/S = [L], V_{CC}$ line only		7.0	10.0	mA
V _{CD} no-signal current drain	ICD	S/S = [L], with no driver input		5.0	8.0	mA
[Externally set step-up circuit]						·
ASP drive output current	IO ASPDRV	V _{ASP} = 1 V	2.2	2.8	3.4	mA
Reference voltage of step-up circuit	V _{ref ASP}	Determined at ASP drive pin	1.23	1.28	1.33	V
V _{ASP} pin input bias current	I _{B V ASP}	V _{ASP} = 1.5 V			200	nA
UPBASE pin saturation voltage	VO UPBASE	I _O = 1 mA			0.2	V
Load regulation	R _{LD ASP}	V _{ASP} = 3.5 V, L = 30 μH, C = 220 μF			1000	mV/A
Line regulation	R _{LN ASP}	V _{ASP} = 3.5 V, L = 30 μH, C = 220 μF			100	mV/V
Minimum off duty	D _{min ASP}			20		%
[S/S Pin Function]	•	· · · · ·				
S/S start voltage	V _{SS} ON				V _{CC} -1.0	V
S/S off voltage	V _{SS} OFF		V _{CC} -0.5			V
[H Bridge Output Block, PWM Blo	ck]			•		
Output saturation voltage	V _{H sat}	I _O = 200 mA, TOP + BOTTOM		0.30	0.45	V
V _{OUT} pin maximum output voltage	V _{OUT} max			2.25		V
PWM applied offset voltage	V _{PWMOFF}	At mute state (each output = 0)	0.23	0.26	0.29	V
DNB – 1,2 pins output current	lo DNB1,2			V _{OUT} /600		Α
Load regulation	R _{LD} V _{OUT}	$V_{OUT} = max, L = 30 \ \mu H$			1000	mV/A
Line regulation	R _{LN} V _{OUT}	$V_{OUT} = max, L = 30 \ \mu H$			100	mV/V
[Drive Control Block]						
CH1 to 4 input voltage range	V _{IN1-4}		0.5		V _{CD} -0.5	V
ASP REF input voltage range	V _{ASPR}		1.2		V _{CD} -1.3	V
Input bias current	I _{B IN}	Each V _{IN} = V _{ASP REF} = 2 V			2.0	μA
Input offset voltage	V _{off IN}	V _{ASP REF} = 2 V	-30		+30	mV
CH1,2,4 transfer gain	G124 _{IN}	R _L = 10 Ω	7.1	8.3	9.5	dB
CH3 L side transfer gain	G3L _{IN}	R _L = 10 Ω	7.1	8.3	9.5	dB
CH3 H side transfer gain	G3H _{IN}	R _L = 10 Ω	13.6	14.8	16.0	dB

Continued from preceding page.

Devenueter	Cumpheal	Quaditiona				1.1.4.14
Parameter	Symbol	Conditions	min	typ	max	Unit
Negative/positive transfer gain difference	∆G _{IN}	R _L = 10 Ω	-1.0	0	+1.0	dB
Input dead zone voltage range	V _{DZ}	$R_L = 10 \Omega$, output voltage difference 5 mV or less	0		30	mV
G-SELECT pin low-gain side selection voltage	V _{GSELL-TH}		2.0			V
G-SELECT pin high-gain side selection voltage	V _{GSELH-TH}				1.0	V
[SLED Drive Circuit]	I	1	μ		1	
SL REF pin input voltage range	V _{SL REF}		V _{ASP REF} +0.1		V _{CD} -1.0	V
SL REF pin input bias current	I _{B SL REF}	V _{SL REF} = 2 V			200	nA
Positive side setting offset voltage between IN4 and SL REF	V _{off} SL REF	$V_{SL REF} = 2.3 V, V_{ASP REF} = 2 V$	-20		+20	mV
Dual side step width difference voltage	V _{SL DIFF}	$V_{SL REF}$ = 2.3 V, $V_{ASP REF}$ = 2 V	-25		+25	mV
SL MODE pin high voltage	V _{H SL MODE}		2.0			V
SL MODE pin low voltage	V _{L SL MODE}				1.0	V
[Muting Block]						
Mute on voltage	VON MUTE		2.0			V
Mute off voltage	VOFF MUTE				1.0	V
[OP Amplifier Block]		•				
Input offset voltage	V _{OFF} OP		-5		+5	mV
Input bias current for each input	I _{B OP}	OPin(+) = OPin(-) = 2 V			200	nA
Common-mode input voltage range	V _{CM OP}				V _{CD} -1.5	V
Open-loop voltage gain	G _{V OP}	at f = 10 kHz	31	34	37	dB
[External Voltage Input Block]						
Minimum operating input voltage when external voltage input is applied	V _{I EXT}	$R_{IN} = 1 \ k\Omega$	8.0			v
EXTDRV pin output current	IO EXT DRV	V _{EXT} = 1 V (CHG-ON [L])	170	210	250	μA
VZ pin voltage	VZ	$V_{\text{EXT}} = 10 \text{ V}, \text{ R}_{\text{IN}} = 1 \text{ k}\Omega$	6.4	6.9	7.4	V
VZ pin inflow current	I _{VZ}				20	mA
V _{EXT} , V _{EXT} -CHG pin Input bias current	IB EXTCHG	V _{EXT} = 1.5 V V _{EXT-CHG} = 1.5 V (CHG-ON [H])			200	nA
V _{EXT} , V _{EXT} -CHG pin Step-up circuit reference voltage	Vref _{E-CHG} Vref _{EXT}	Both determined at EXTDRV pin EXT-CHG side: CHG-ON [H]	1.23	1.28	1.33	v
EXTBASE pin saturation voltage	V _{EXTBASE}	I _O = 1 mA			0.2	V
[OSC Block]			1			
OSCPWR pin output voltage	VOSCPWR		V _{CC} -0.15			V
Maximum oscillation frequency	FOSC max				100	kHz
Input bias current	I _{B OSC}	$V_{OSC} = 0 V$	-2.0			μA
[Pulse Charging Function]			. 1		•	•
Internal reference voltage	V _{CHG REF}		0.32	0.35	0.38	V
CHG-ON pin ON voltage	V _{CHG-ON}		2.0			V
CHG-ON Pin OFF voltage	V _{CHG-OFF}				1.0	V
CHG-MON pin input bias		$V_{0} = 0.3 V$			200	nA
current	IB CHG MON	V _{CHG MON} = 0.3 V				
CHGDRV pin output current	IO CHG DRV	V _{CHG MON} = 0 V	2.4	3.0	3.6	mA
[TSD Block]						
			r			
Operating temperature Temperature hysteresis width	T _{TSD} ΔT _{TSD}	Design target value, Note 1		180		°C ℃

Note 1: For parameters which have an entry of "design target value" in the "Conditions" column, no measurements are made.







A04655

Pin Functions

Pin No.	Symbol	Equivalent circuit	Function
1, 2 32, 33 30	IN1, IN2 IN3, IN4 ASP _{REF}	VCD VCD VCD VCD VCD VCD VCD ASPREF	Actuator control signals for each driver: IN1: Focus, IN2: Tracking, IN3: Spindle, IN4: Sled. These signals are input from the ASP (DSP).
	NOT REF	70 # A Q 70 # A Q 70 # A Q 70 # A Q 70 # A Q 4657	for each driver. This signal is input from the ASP (DSP).
43, 42	OUT1⁺, 1 [−]		Focus coil actuator drive output pins.
41, 40 38, 37	OUT2⁺, 2 [_] OUT3⁺, 3 [_]		Tracking coil actuator drive output pins. Spindle motor drive output pins.
36, 35	OUT4⁺, 4⁻		Sled motor drive output pins. (Each channel includes built-in spark killer diodes.)
3 31	Vout1 Vout2		Power supply pins for the H bridge driver. V_{OUT} 1 is for the focus/tracking group and V_{OUT} 2 is for the spindle/sled group. Maximum value + α (α : saturation voltage of upper/lower output Tr) of control output for each 2CH is set by external PWM step-down circuit.
4	V _{CD}		Power supply for the actuator driver controller, maximum value circuit for PWM, sled controller, and MUTE block.
5	CHGDRV		Base drive output pin for the external NPN-Tr for the battery pulse charging circuit.
10	EXTDRV	Constant current	Base drive output pin for the external step-down NPN-Tr used when external voltage input is applied.
15	DNB-1	Vcc Constant current vcc value of each CHGDRV: 3mA ASPDRV: 3mA CHGDRV: 3mA CHGDRV	Base drive output pin for the PNP-Tr for the step-down PWM that generates the power supply for the H bridge driver that drives the focus/tracking group actuators.
16	DNB-2	Constant-current circuit which changes with the input of CH1 through 4. (3 mA max)	Base drive output pin for the PNP-Tr for the step-down PWM that generates the power supply for the H bridge driver that drives the spindle/sled group actuators.
17	ASPDRV		Base drive output pin for the external NPN-Tr for the step-up circuit that sets the external voltage for the DSP.

Continued from preceding page.

Pin No.	Symbol	Equivalent circuit	Function
6	CHG MON	VCC 15#A 0.35V 1Kp 15#A 0.35V 1Kp 15#A 0.35V 1Kp 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 15#A 16 16 16 16 16 16 16 16 16 16	Constant-current feedback input pin for the charging circuit. The charging current is determined by comparing this input voltage and the internal reference voltage (0.35 V typ.).
13	EXTBASE	15 # AQ 15 # AQ 16	Connection pin for the resistor that is used to set the voltage for the external step-down circuit. This prevents invalid current at no power supply.
7	GND		GND pin for small-signal block. (GND except output power Tr)
8	OSC		Input pin for the free-running oscillation circuit that is used to operate the PWM step-down circuit and step-up circuit. The oscillating frequency is determined by external CR.
9	OSCPWR		CR power supply pin that is used to prevent invalid current for the oscillation circuit in standby mode.
11	V _{EXT}		Voltage feedback input pin for the external power supply step-down circuit. V _{CC} for playback is set by comparing this pin voltage with the internal reference voltage (1.28 V typ.).
12	VEXTCHG		Voltage feedback input pin for the external power supply step-down circuit. V _{CC} for charging is set by comparing this pin voltage with the internal reference voltage (1.28 V typ.).
18	V _{ASP}		Voltage feedback input pin for the step-up circuit. The step-up voltage is determined by comparing this pin voltage with the internal reference voltage (1.28 V typ.).
19	UPBASE		Connection pin for the resistor that is used to set the voltage of the step-up circuit. This prevents invalid current in standby mode.

Continued from preceding page.

Pin No.	Symbol	Equivalent circuit	Function
20	VZ	VCC VCC VCC VCC VCC VCC VCC VCC	Input pin for start-up circuit when an external voltage input is applied. The external voltage input is applied through a resistor inserted in series. The voltage is basically determined by the Zener diode + 2V _{BE} ; this pin has a current draining capacity up to 20 mA.
24	S/S		LB8109M start-up input. (Start on a low-level input.)
21	OPIN ⁻		Inverting input pin for internal OP amplifier.
22	OPIN ⁺		Noninverting input pin for internal OP amplifier.
23	OPOUT		Output pin for internal OP amplifier. The output circuit type is "push-pull."
14	CHG-ON		Pin for selecting battery charging when external voltage input is applied. This pin determines the drop voltage for the external voltage input. When low, the drop voltage set by VEXT is selected; when high, the drop voltage set by VEXT-CHG is selected.
25	MUTE		Input pin for simultaneously muting the drivers for the four channels. (High: mute)
26	G-SELECT	, , , , , , , , , , , , , , , , , , ,	Pin for switching the spindle driver transfer gain between 8.3 dB and 14.8 dB (typ. value each). (Low: high gain)
27	SLMODE		Pin for switching the sled driver between V-type control and step control. (High: V-type control; low: step control)
28	V _{CC}		Power supply voltage pin.
29 33	SLREF IN4	VCD VCD VCD SLREF 2000 SLREF 20#A 60#A 50K0 77 20#A 60#A 50K0 77 20#A 50K0 77 20#A 50K0 77 20#A 50K0 77 77 77 77 77 77 77 77 77 77 77 77 77	Threshold input pin for driving the sled motor stepwise. Both the positive and negative step levels (with positive-negative symmetry) are determined by the voltage differential between the pin voltage and the ASPREF pin voltage.
39	PGND		Output Tr. GND for the four- channel H bridge drivers. This pin is not internally connected to the small-signal system GND.

B1302 707 100 LF SB07-03C ≸R1 G-SELECT 000 1004F <u>/out2/6</u>00 (A) 7 + C B1302 SB07-03C ∎u C CND SLMODE SLREF DNB-2 XS reactive T 1.2 V output ₽₩ Spindle and sled ★- Vout 1/600 (A) Start-up Error amplifier Start-up with external voltage input ₽₹ ti i ci Buffer ASPREF Clamp Sawtooth waveform oscillation ₽₹ Dual-side step drive circuit SPINDLE Offset 104 time sircuit Dead (ee Op amp SLED S/S trigger contro ► VCC S R 2 1.2 \$H2 Approx. 0.3 1.2 \ Buffer TRACKING ocus & Tracking Error amplifier Error amplifi Clamp 0.6 V

Note: It should be noted that Type Nos., contants specified herein are for example only, with no guarantee for characteristics implied.

A04668

150pF #

120k n

OSCPWR

0P 0UT

oPIN+

CHGMON

снерву

Battery pulse charging circuit

0.1^{^μF</sub>H}

19.0₩£

Current feedback resistance

CHG-ON

s/s

V EXT-CHG EXTBASE V EXT-CHG

Playback setting

EXTDRV Bias to internal block

220#F

VZD 200#A

28650 C3650

8 E

SB07-

Á

1k ¤

100 . F

External power input Jack

a XE

₩

B1302

∄] $\overline{}$ Ċ

M S

30k p Set Chail 2 k D

≩20k ¤ ≸12kΩ Approx. 3.3 V ayo

oso



Oscillation blocking 3.30 0.1 #F

Oscillation blocking DUT4+(M) DUT4-

Oscillation blocking

Oscillation blocking

ASPREF

FOCUS

Driv

/alue

Abs.

VIN1

VINZ MUTE

3.30 0.1#F

3.30 0.1#F

3.30 0.1 #F





Ŀ

رلو <--3mA

Using high hte ASPDHV power supply to control sage (Shaded blocks)

SB07-03C

NiCd <u>→</u> Battery →

Error

SB07-030 22KD VASP

1, ¹

S/3 UPBASE

<u>, 12ko</u>

039650

220#F

Coil with center tap

Н#66

Mute circuit

Supply (approx. 3.5 V) to DSP, ASP, etc.

Supplementary Explanation

1. V_{CD} supply

The V_{CD} line is the power supply for the driver control blocks of channels 1 to 4. The VCD line can be supplied from the DSP step-up circuit by using a coil with center tap (as shown in the Block Diagram).

However, because the allowable operating range for V_{CD} is 3.6 V to 9.0 V, it is recommended that in order to reduce power dissipation, the voltage should be set to the low end of this range. (Even if this power supply does not affect the control performance such as the transfer gain.)

2. Sled step drive

Stepping control in this IC for the sled actuator is as described below. Normal V-type control is used if the SLMODE pin is set high, but by setting this pin low it is possible to use step drive mode, which has a marked effect in reducing power dissipation. (This only affects channel 4.)

The step drive starting level is input from the SLREF pin (only a voltage higher than ASPREF will be accepted), and the positive side step start is determined by comparing the input voltage with IN4. For the negative side, the step start is determined automatically by setting the differential voltage between the SLREF and the ASPREF on the opposite side, and then comparing that voltage to IN4. In other words, the control characteristics become as defined by the solid line in the diagram below. (The rise on the positive and negative steps has no hysteresis.)



A04656

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 1996. Specifications and information herein are subject to change without notice.