CMOS LSI

No. ※ 5076A

SANYO

LC11012-141

Computer Image Signal Processing Full-Color Gray-Scale Processor

Preliminary

Overview

The LC11012-141 is a pseudo gray-scale processor for TFT-LCD panel displays. It allows TFT-LCD panels with 3- or 4-bit input digital drivers to display the equivalent of 16.7 million colors.

Features

- Handles 8 bits of input data (256-level gray scale data) for each of the RGB colors
- Realizes reduced resolution loss (as compared to dithering techniques) by using intra-frame and inter-frame error diffusion processing
- Incorporates a new full-coloration algorithm, formerly best done using computers
- Operating mode selection of outputs for 3- or 4-bit drivers
- Supports both 5V and low-voltage 3.3V operation
- Operates with arbitrary clock frequencies up to 40MHz (5V supply) and 30MHz (3.3V supply)
- Can operate independently of the number of displayed pixels since internal operation is controlled by the horizontal and vertical synchronization signals.
- Power-save function to stop the internal operation processing circuits, and output the clock, sync signals and control signals

Package Dimensions

unit: mm

3159-QFP64E

[LC11012-141]

SANYO: QFP64E

Pin Assignment

Top pins (left to right): SGDATA1, SGDATA0, SCTL, SHDEN, SVSYNC, SHSYNC, SCLK, Vss, SRDATA7, SRDATA4, SRDATA4, SRDATA4, SRDATA3, SRDATA2, SRDATA1, SRDATA0

Pin numbers top: 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33

LC11012-141

Left side (top to bottom):
- Vss 49
- SGDATA2 50
- SGDATA3 51
- SGDATA4 52
- SGDATA5 53
- SGDATA6 54
- SGDATA7 55
- Vss 56
- SBDATA0 57
- SBDATA1 58
- SBDATA2 59
- SBDATA3 60
- SBDATA4 61
- SBDATA5 62
- SBDATA6 63
- SBDATA7 64

Right side (top to bottom):
- 32 BYPASS
- 31 CLKSEL
- 30 HSYNC
- 29 VSYNC
- 28 HDEN
- 27 Vss
- 26 BDATA3
- 25 BDATA2
- 24 Vss
- 23 BDATA1
- 22 BDATA0
- 21 GDATA3
- 20 GDATA2
- 19 GDATA1
- 18 GDATA0
- 17 Vss

Bottom pin numbers: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Bottom pins (left to right): MODESEL0, MODESEL1, TEST0, TEST1, TEST2, NC, PWR5V, Vss, RDATA0, RDATA1, RDATA2, RDATA3, CTL, CLKS, Vss, CLK

Top view

A03726

Block Diagram

MODESEL [0:1]
CLKSEL
SHDEN
SCTL

Latch ... Latch → HDEN, CTL — Output data selector

Latch ... Latch → H SYNC, V SYNC

SVSYNC
SHSYNC

Intra-frame processing timing generator

Inter-frame processing timing generator

Processing mode selector → CLKS, CLK

SCLK
BYPASS
PWR5V

SRDATA [0:7] → Data mask → Latch → Data discriminator → Latch

Intra-frame error data control → Adder

Inter-frame error data control → Adder

Output data selector → RDATA [0:3]

Intra-frame processing

Inter-frame processing

R data processing block

SGDATA [0:7] → G data processing block → GDATA [0:3]

SBDATA [0:7] → B data processing block → BDATA [0:3]

A03727

Pin Functions

Symbol	Pin No.	I/O[1]	Function
V_{DD}	15, 24, 56		Power supply (+5V)
V_{SS}	8, 17, 27, 41, 49		Ground (0V)
NC	6		Must be left open.
MODESEL [0:1]	1, 2	I	Mode selection signals [0:1] for the gray-scale mode. The setting process for the mode selection lines is described below. MODESEL0 is the LSB and MODESEL1 is the MSB. Note that the mode number (0 to 3) and the gray-scale processing differ from existing devices. (see tables below)
BYPASS	32	I	Gray-scale processing bypass pin. When a low-level input on this pin is sampled on the falling edge of the clock, the IC will begin the output of unchanged data five clock cycles later. Data is output via the internal latch circuit. Data is not output, however, when the SCLK clock signal is not input.
TEST [0:2]	3, 4, 5	I	Test pins [0:2]; left open for normal operation
SCLK	42	I	Display dot clock signal input. Data is processed according to this clock signal.
SRDATA [0:7]	33 to 40	I	Input pins for red, green and blue gray-scale data. SRDATA7, SGDATA7 and SBDATA7 are the MSBs. SRDATA0, SGDATA0 and SBDATA are the LSBs.
SGDATA [0:7]	47, 48, 50 to 55	I	
SBDATA [0:7]	57 to 64	I	
SHSYNC	43	I	Horizontal and vertical synchronization signal inputs. These are the sources for the HSYNC and VSYNC signals. They are also used to control data processing. Active-low signals.
SVSYNC	44	I	
SHDEN	45	I	Horizontal data valid-period signal input. Set this pin high during periods when the horizontal data is valid. If this signal is not used, tie it high and set the input data to 0 during the horizontal blanking period.
SCTL	46	I	LCD control signal input. Input control signal that must be matched to the data signal timing. This is the source for the CTL signal. If the CTL signal is not used, there is no need to input the SCTL signal.
CLKSEL	31	I	CLKSEL is the dot clock output select pin. It is used to select the output mode of the dot clock signal output pin. If CLKSEL is low: A signal with the opposite phase from the SCLK pin is output from the CLK pin. If CLKSEL is high: A signal with the same phase as the SCLK pin is output from the CLKB pin.
CLK	16	O	
CLKB	14	O	
RDATA [0:3]	9 to 12	O	Red, green and blue gray-scale data output pins. These are delayed by five clock cycles with respect to the input data. RDATA3, GDATA3 and BDATA3 are the MSBs. In mode 0: RDATA1, GDATA1 and BDATA1 are the LSBs. In this mode RDATA0, GDATA0 and BDATA0 are set low. In modes 1 and 2: RDATA0, GDATA0 and BDATA0 are the LSBs.
GDATA [0:3]	18 to 21	O	
BDATA [0:3]	22, 23, 25, 26	O	
VSYNC	29	O	Vertical and horizontal synchronization signal outputs. To match the data signal timing, these outputs are delayed by five clock cycles with respect to their input signals. When PWRSV is low, these signals are output without being latched internally.
HSYNC	30	O	

MODESEL [0:1] detail tables

Gray-scale mode		0	1	2	3
MODESEL0		L	H	L	H
MODESEL1		L	L	H	H
Processing	Intra-frame processing	Yes	Yes	Yes	Reserved
	Inter-frame processing	Yes	Yes	No	
Number of valid input bits		8	8	8	
Number of output bits		3	4	4	

Gray-scale mode[1]	LCD module
0	Operating mode for TFT LCD modules with 3-bit source driver
1	Operating mode for TFT LCD modules with 4-bit source driver
2	Operating mode for TFT LCD modules with 3-bit source driver that perform FRC or other inter-frame processing

1. Do not use gray-scale modes 0 and 1 with TFT LCD modules that perform FRC or other inter-frame processing.

Symbol	Pin No.	I/O[1]	Function
HDEN	28	O	Horizontal data valid-period signal output. To match the data signal timing, this output is delayed by five clock cycles with respect to the SHDEN input signal. When PWRSV is low, this signal is output without being latched internally.
CTL	13	O	LCD control signal output. To match the data signal timing, this output is delayed by five clock cycles with respect to the SCTL input signal. When PWRSV is low, this signal is output without being latched internally.
PWRSV	7	I	Power-save control input. When this input goes low, the internal clock stops and the LSI enters power-save mode. Output data are held high. VSYNC, HSYNC, HDEN and CTL control signals, and either CLK or CLKB are output without being latched internally. Tie high or leave open for normal operation.

1. I = input, O = output

Specifications (Electrical characteristics values are provisional only and are subject to change.)

Absolute Maximum Ratings at $V_{SS} = 0V$

Parameter	Symbol	Ratings	Unit
Maximum supply voltage	V_{DD} max	−0.3 to +7.0	V
Input/output voltage	V_i, V_O	−0.3 to V_{DD} + 0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	−40 to +125	°C

Electrical Characteristics at an operating voltage of 5.0V

Allowable Operating Ranges at Ta = 0 to +70°C

Parameter	Symbol	min	typ	max	Unit
Supply voltage	V_{DD}	4.5	5.0	5.5	V
Input voltage	V_{IN}	0	–	V_{DD}	V
Clock frequency	f_{clk}	–	–	40	MHz

DC Characteristics at Ta = 0 to +70°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V

Parameter	Symbol	Conditions	min	typ	max	Unit
High-level input voltage	V_{IH}	TTL compatible	2.2	–	–	V
Low-level input voltage	V_{IL}	TTL compatible	–	–	0.8	V
High-level output voltage	V_{OH}	$I_{OH} = -2mA$	2.4	–	–	V
Low-level output voltage	V_{OL}	$I_{OL} = 2mA$	–	–	0.4	V
Current dissipation (1)	I_{CC}	Note 1	–	45	70	mA
Current dissipation (2)	I_{CPS}	Note 2	–	9	12	mA
Current dissipation (3)	I_{CST}	Note 3	–	–	200	μA

Notes. 1. f_{clk} = 25.175MHz, V_{DD} = 5.0V, C_L = 15pF, (measured with VGA timing)
2. PWRSV = low, f_{clk} = 25.175MHz, V_{DD} = 5.0V, C_L =15pF (control signals)
3. V_{DD} = 5.0V, all output pins = open, all input pins = V_{DD} or V_{SS}

Switching Characteristics at Ta = 0 to +70°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V, C_L = 15pF

Parameter	Symbol	min	typ	max	Unit
Dot clock cycle time	Tdclk	25	–	–	ns
Hsync low-level pulse width	Thpw	2Tdclk	–	–	ns
Vsync low-level pulse width	Tvpw	2Tdclk	–	–	ns
Data setup time	Tdsu	5	–	–	ns
Data hold time	Tdhd	5	–	–	ns
Control signal setup time	Tcsu	5	–	–	ns

Parameter	Symbol	min	typ	max	Unit
Control signal hold time	Tchd	5	–	–	ns
CLK propagation delay time	Ttdhh	4	6	12	ns
CLK propagation delay time	Ttdll	4	6	13	ns
CLKB propagation delay time	Ttdhl	4	7	13	ns
CLKB propagation delay time	Ttdlh	4	6	12	ns
Control signal propagation delay time	Ttctl	5Tdclk + 4	5Tdclk + 7	5Tdclk + 13	ns
Data output propagation delay time	Ttdata	5Tdclk + 4	5Tdclk + 7	5Tdclk + 14	ns

Electrical Characteristics at an operating voltage of 3.3V

Allowable Operating Ranges at Ta = 0 to +70°C

Parameter	Symbol	min	typ	max	Unit
Supply voltage	V_{DD}	3.0	3.3	3.6	V
Input voltage	V_{IN}	0	–	V_{DD}	V
Clock frequency	f_{clk}	–	–	30	MHz

DC Characteristics at Ta = 0 to +70°C, V_{DD} = 3.0 to 3.6V, V_{SS} = 0V

Parameter	Symbol	Conditions	min	typ	max	Unit
High-level input voltage	V_{IH}		2.0	–	–	V
Low-level input voltage	V_{IL}		–	–	0.5	V
High-level output voltage	V_{OH}	I_{OH} = –1mA	2.4	–	–	V
Low-level output voltage	V_{OL}	I_{OL} = 1mA	–	–	0.4	V
Current dissipation (1)	I_{CC}	Note 1	–	30	45	mA
Current dissipation (2)	I_{CPS}	Note 2	–	5	8	mA
Current dissipation (3)	I_{CST}	Note 3	–	–	160	µA

Notes. 1. f_{clk} = 25.175MHz, V_{DD} = 3.3V, C_L = 15pF, (measured with VGA timing)
2. PWRSV = low, f_{clk} = 25.175MHz, V_{DD} = 3.3V, C_L =15pF (control signals)
3. V_{DD} = 3.3V, all output pins = open, all input pins = V_{DD} or V_{SS}

Switching Characteristics at Ta = 0 to +70°C, V_{DD} = 3.0 to 3.6V, V_{SS} = 0V, C_L = 15pF

Parameter	Symbol	min	typ	max	Unit
Dot clock cycle time	Tdclk	33	–	–	ns
Hsync low-level pulse width	Thpw	2Tdclk	–	–	ns
Vsync low-level pulse width	Tvpw	2Tdclk	–	–	ns
Data setup time	Tdsu	10	–	–	ns
Data hold time	Tdhd	10	–	–	ns
Control signal setup time	Tcsu	10	–	–	ns
Control signal hold time	Tchd	10	–	–	ns
CLK propagation delay time	Ttdhh	5	10	23	ns
CLK propagation delay time	Ttdll	5	10	23	ns
CLKB propagation delay time	Ttdhl	5	11	25	ns
CLKB propagation delay time	Ttdlh	5	10	22	ns
Control signal propagation delay time	Ttctl	5Tdclk + 5	5Tdclk + 10	5Tdclk + 25	ns
Data output propagation delay time	Ttdata	5Tdclk + 5	5Tdclk + 11	5Tdclk + 27	ns

Timing Diagrams

A03726

SSIGNAL refers to the SHDEN, SCTL, BYPASS and PWRSV signals.
SIGNAL refers to the HDEN and CTL signals.

A03729

Usage Note

Since this LSI performs spatial modulation using an error
diffusion algorithm, patterns that differ from the original
images may be displayed for certain display pattern and
gray-scale mode combinations.