Ordering number: EN % 5076A

CMOS LSI



Preliminary

Overview

The LC11012-141 is a pseudo gray-scale processor for TFT-LCD panel displays. It allows TFT-LCD panels with 3- or 4-bit input digital drivers to display the equivalent of 16.7 million colors.

Features

- Handles 8 bits of input data (256-level gray scale data) for each of the RGB colors
- Realizes reduced resolution loss (as compared to dithering techniques) by using intra-frame and inter-frame error diffusion processing
- Incorporates a new full-coloration algorithm, formerly best done using computers
- Operating mode selection of outputs for 3- or 4-bit drivers
- Supports both 5V and low-voltage 3.3V operation
- Operates with arbitrary clock frequencies up to 40MHz (5V supply) and 30MHz (3.3V supply)
- Can operate independently of the number of displayed pixels since internal operation is controlled by the horizontal and vertical synchronization signals.
- Power-save function to stop the internal operation processing circuits, and output the clock, sync signals and control signals

Package Dimensions

unit: mm





SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

31796HA (ID) / 22795TH (ID) No. 5076-1/7











LC11012-141

Pin Functions

. .

Symbol	Pin No.	I∕O ¹		Function						
V _{DD}	15, 24, 56		Power supply (Power supply (+5V)						
V _{SS}	8, 17, 27, 41, 49		Ground (0V)							
NC	6		Must be left open.							
			Mode selection The setting pro MODESEL0 is Note that the m	cess for the LSB a		from existing o	devices.			
			Gra	Gray-scale mode MODESEL0 MODESEL1		0	1	2	3	
						L	Η	L	н	
		ļ				٤	L	н	н	
				Intra-frame p		Yes	Yes	Yes		
			Processing	Inter-fra	ame processing	Yes	Yes	No	Reserved	
MODESEL {0:1}	1, 2		Number of va	alid input t	bits	8	8	8		
	1,5		Number of ou	· · · ·		3	4	4		
					<u>_</u>	-		· · · ·	· I	
		ł	Gray-scale	mode ¹			LCD module			
		,	0		Operating mode	for TFT LCD r	nodules with 3-	bit source driv	er	
			1		Operating mode	or TFT LCD modules with 4-bit source driver				
			2			g mode for TFT LCD modules with 3-bit source driver that perform other inter-frame processing				
			1. Do not use gray-scale modes 0 and 1 with TFT LCD modules that perform FRC or other in processing.					other inter-fram		
BYPASS	32	I	the clock, the l	C will beg	ypass pin. When a in the output of unc a is not output, how	changed data	five clock cycle	s later. Data is	output via the	
TEST [0:2]	3, 4, 5	1	Test pins [0:2];	left open	for normal operatio	n				
SCLK	42	1	Display dot clo	ck signal i	input. Data is proce	ssed accordir	ng to this clock	signal.		
SRDATA [0:7]	33 to 40	1					<u> </u>			
SGDATA [0:7]	47, 48, 50 to 55	1			and blue gray-scale d SBDATA are the l		TA7, SGDATA7	and SBDATA7	are the MSBs.	
SBDATA [0:7]	57 to 64	1		DATAV at	O SODAIA are the	L9D5.				
SHSYNC	43	1	Horizontal and	verticals	ynchronization sign	al inputs The	so are the sour	ces for the HS	VNC and VSVN	
SVSYNC	44	<u> </u>			sed to control data					
SHDEN	45	1			riod signal input. Se used, tie it high and					
SCTL	46	1			. Input control signa al. If the CTL signal					
CLKSEL	31	I		dot clock	output select pin. I	t is used to se	elect the output	mode of the d	ot clock signal	
CLK	16	0	output pin, If CLKSEL is lo	ow: A sion	al with the opposite	e phase from t	he SCLK oin is	output from th	e CLK pin.	
CLKB	14	0			nal with the same p					
RDATA [0:3]	9 to 12	0	Red, green and the input data.		iy-scale data outpu	t pins. These a	are delayed by t	ive clock cycle	es with respect to	
GDATA [0:3]	18 to 21	0	In mode 0: RD		3DATA3 are the MS ATA1 and BDATA1		In this mode R	DATAO, GDAT	A0 and BDATA0	
	22, 23, 25, 26	0	are set low.	d 2: RDAT	A0, GDATA0 and B	DATA0 are the	e LSBs.			
BDATA [0:3]				Vertical and horizontal synchronization signal outputs. To match the data signal timing, these outputs delayed by five clock cycles with respect to their input signals. When PWRSV is low, these signals are						
BDATA [0:3]	29	0								

No. 5076-3/7

LC11012-141

Symbol	Pin No.	VO ¹	Function
HDEN	28	0	Horizontal data valid-period signal output. To match the data signal timing, this output is delayed by five clock cycles with respect to the SHDEN input signal. When PWRSV is low, this signal is output without being latched internally.
CTL	13	0	LCD control signal output. To match the data signal timing, this output is delayed by five clock cycles with respect to the SCTL input signal. When PWRSV is low, this signal is output without being latched internally.
PWRSV	7	I	Power-save control input. When this input goes low, the internal clock stops and the LSI enters power- save mode. Output data are held high. VSYNC, HSYNC, HDEN and CTL control signals, and either CLK or CLKB are output without being latched internally. Tie high or leave open for normal operation.

1. I = input, O = output

Specifications (Electrical characteristics values are provisional only and are subject to change.)

Absolute Maximum Ratings at $V_{SS} = 0V$

Parameter	Symbol	Ratings	Unit
Maximum supply voltage	V _{DD} max	-0.3 to +7.0	v
Input/output vollage	V _i , V _O	-0.3 to V _{DD} + 0.3	v
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-40 to +125	°C

Electrical Characteristics at an operating voltage of 5.0V

Allowable Operating Ranges at Ta = 0 to +70°C

Parameter	Symbol	min	typ	max	Unit
Supply voltage	V _{DD}	4.5	5.0	5.5	٧
Input voltage	V _{IN}	0	-	V _{DO}	v
Clock frequency	f _{clk}		-	40	MHz

DC Characteristics at Ta = 0 to +70°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V

Parameter	Symbol	Conditions	min	typ	max	Unit
High-level input voltage	V _{IH}	TTL compatible	2.2		-	v
Low-level input voltage	V _{IL}	TTL compatible	-	-	0.8	ν
High-level output voltage	V _{OH}	I _{OH} = -2mA	2.4	-	-	v
Low-level output voltage	V _{OL}	I _{OL} = 2mA	-	-	0.4	V
Current dissipation (1)	lcc	Note 1	-	45	70	mA
Current dissipation (2)	ICPS	Note 2		9	12	mA
Current dissipation (3)	ICST	Note 3	-		200	μA

Notes. 1. $f_{clk} = 25.175$ MHz, $V_{DD} = 5.0$ V, $C_L = 15$ pF, (measured with VGA timing) 2. PWRSV = low, $f_{clk} = 25.175$ MHz, $V_{DD} = 5.0$ V, $C_L = 15$ pF (control signals) 3. $V_{DD} = 5.0$ V, all output pins = open, all input pins = V_{DD} or V_{SS}

Switching Characteristics at Ta = 0 to +70°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V, C_L = 15pF

Parameter	Symbol	៣រៃ	typ	max	Unit
Dot clock cycle time	Tdcik	25		-	ns
Hsync low-level pulse width	Thpw	2Tdcik	-	-	ns
Vsync low-level pulse width	Турж	2Tdclk		-	ns
Data setup time	Tdsu	5	-	-	ns
Data hold time	Tdhd	5		-	ns
Control signal setup time	Tcsu	5		-	ns

No. 5076-4/7

LC1	110	12-	141
-----	-----	-----	-----

Parameter	Symbol	min	typ	max	Unit
Control signal hold time	Tchd	5	-	-	ns
CLK propagation delay time	Ttdhh	4	6	12	ns
CLK propagation delay time	Ttdli	4	6	13	nş
CLKB propagation delay time	Ttdhl	. 4	7	13	ns
CLKB propagation delay time	Ttdlh	4	6	12	ns
Control signal propagation delay time	Ttctl	5Tdcik + 4	5Tdclk + 7	5Tdclk + 13	ns
Data output propagation delay time	Ttdata	5Tdclk + 4	5Tdclk + 7	5Tdclk + 14	ns

Electrical Characteristics at an operating voltage of 3.3V

Allowable Operating Ranges at Ta = 0 to $+70^{\circ}C$

Parameter	Symbol	min	typ	max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	v
Input voltage	V _{IN}	0	-	V _{DD}	v
Clock frequency	folk	-	_	30	MHz

DC Characteristics at Ta = 0 to +70°C, V_{DD} = 3.0 to 3.6V, V_{SS} = 0V

Parameter	Symbol	Conditions	min	typ	max	Unit
High-level input voltage	V _{IH}		2.0		-	v
Low-level input voltage	V _{IL}		-	-	0.5	v
High-level output voltage	V _{OH}	I _{OH} = -1mA	2.4	- 1	-	v
Low-level output voltage	V _{OL}	I _{OL} = 1mA	-	-	0.4	V
Current dissipation (1)	lcc	Note 1	-	30	45	mA
Current dissipation (2)	ICPS	Note 2	-	5	8	mA
Current dissipation (3)	ICST	Note 3	-	-	160	μA

Notes. 1. $f_{CIk} = 25.175$ MHz, $V_{DD} = 3.3$ V, $C_L = 15$ pF, (measured with VGA timing) 2. PWRSV = low, $f_{Ck} = 25.175$ MHz, $V_{DD} = 3.3$ V, $C_L = 15$ pF (control signals) 3. $V_{DD} = 3.3$ V, all output pins = open, all input pins = V_{DD} or V_{SS}

Switching Characteristics at Ta = 0 to +70°C, V_{DD} = 3.0 to 3.6V, V_{SS} = 0V, C_L = 15pF

Parameter	Symbol	min	typ	max	Unit
Dot clock cycle time	Tdclk	33		-	ns
Hsync low-level pulse width	Thpw	2Tdclk	-	-	ns
Vsync low-level pulse width	Турж	2Tdclk	-	-	nŝ
Data setup time	Tdsu	10	_	-	ns
Data hold time	Tdhd	10	_	_	ns
Control signal setup time	Tcsu	10	-	-	ns
Control signal hold time	Tchđ	10	-	-	ns
CLK propagation delay time	Ttdhh	5	10	23	ns
CLK propagation delay time	Ttdll	5	10	23	nş
CLKB propagation delay time	Ttdh1	5	11	25	ns
CLKB propagation delay time	Ttdlh	5	10	22	ns

Control signal propagation delay time	Ttctl	5Tdclk + 5	5Tdclk + 10	5Tdclk + 25	ns
Data output propagation delay time	Tidata	5Tdclk + 5	5Tdclk + 11	5Tdclk + 27	ns

No. 5076-5/7



Usage Note

Since this LSI performs spatial modulation using an error diffusion algorithm, patterns that differ from the original images may be displayed for certain display pattern and gray-scale mode combinations.

No. 5076-6/7

LC11012-141

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:

 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally. w
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1996. Specifications and information herein are subject to change without notice.

No. 5076-7/7

.

·....