
Ordering number: EN23678



General Description

The LC6512A, 6513A are microcomputers that are indentical with FLT driver-contained microcomputers LC6502D, 6505D in instruction set but are further enhanced in performance, such as shorter cycle time, more stack levels, increased FLT drive capacity, and are partially changed in specifications for standby function. Since the LC6512A, 6513A are also pin-compatible with the LC6502D, 6505D, they can be used as similar replacements for the LC6502D, 6505D. The LC6512A, 6513A can replace the LC6502B/6502D, 6505B/6505D to enhance performances of equipment in which these microcomputers have been applied so far.

Features

- Low power dissipation CMOS single-chip microcomputer
- Instruction set with 79 instructions common to the LC6502C, 6502B, 6502D/LC6505C, 6505B, 6505D
- 2-source, 2-level interrupt function (external interrupt/internal timer interrupt)
- 8-level stack
- 4-bit prescaler-contained 8-bit programmable timer
- FLT driver-contained output ports and low-threshold input ports
 - (1) Digits driving output ports: 10 pins
 - (2) Segments driving output ports: 8 pins
 - (3) Normal voltage input ports: 8 pins (4 pins: Low-threshold input port)
 - (4) Normal voltage input/output ports: 8-pins
- ROM, RAM
 - (1) LC6512A ROM: 2048 bytes, RAM: 128 x 4 bits
 - (2) LC6513A ROM: 1024 bytes, RAM: 64 x 4 bits
- Cycle time 1.33µs min.
- 400kHz, 800kHz, 1MHz, 3MHz ceremic resonator OSC
- Power-down by 2 standby modes
 - (1) HALT mode: Power dissipation saving by program standby during normal operation
 - (2) HOLD mode: Power supply backup during power failure
 - (3) The standby function is the same as for the LC6514B and its using method is different from that of the LC6502D, 6505D; etc.
- Differences among LC6512D, 6513D, and LC6512A, 6513A
 The LC6512D, 6513D and LC6512A, 6513A are different in the OSC circuit only and are the same in the basic features. The differences are shown below.

ltem	LC6512A, 6513A	LC6512D, 6513D
OSC circuit configuration	1-stage inverter	5-stage inverter
OSC mode	Ceramic resonator OSC	Ceramic resonator OSC, CR OSC, application of external clock
OSC waveform	Sine wave	Rectangular wave
Operating frequency	Ceramic resonator OSC: 500kHz, 800kHz, 1MHz, 3MHz	Ceramic resonator OSC: 400kHz, 800kHz, 1MHz CR OSC: 400kHz typ, 800kHz typ External clock: 222kHz to 1290kHz


Technical Data

The LC6512A, 6513A are members of our LC6500 series of CMOS microcomputers. For their internal functions, refer to the LC6500 SERIES USER'S MANUAL. Those which differ from the description in the USER'S MANUAL are described in this catalog. Carefully study features and Appendix 4 Standby Function in this catalog before using the LC6512A, 6513A.


SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

7129YT/7227KI/5317/11/N256KI, TS No.2367-1/23

Package Dimensions 3025B-D42SIC (unit: mm)








Pin Assignment

Pin Name

OSC1, OSC INT	2 : Ceramic resonator for OSC : Interrupt	
RES	: Reset	
HOLD	: Hold	A0 2
PA0—3 PB0—3	: Input port : Input port	A03 B03
PC0-3	: Input/output common port	C0-3
PD0-3	: Input/output common port	D0-3
PE03	: Output port (High-voltage port)	E0-3
PF0-3	: Output port (High-voltage port)	F0-3
PG0-3	: Output port (High-voltage port)	G0–3
РН03	: Output port (High-voltage port)	H0-3
PIO, 1	: Output port (High-voltage port)	10, 1
TEST	: Test	




DIP42S

		PB1 PB1 PB2 PA3 NC PA1 PA1 PA1 PA1 PA1	ного	
			ī	
	1	48 47 46 45 44 43 42 41 40 39 38 3	37	ן
PB3	-	1	36	- Pil
PC0	Ч	2	35	- PIO
PC1	Η	3	34	Р РНЗ
PC2	-	4	33	PH2
PC3	-	5	32	- РН1
NÔ		6	31	PHO
PDO	-	7	30	
PD1		8	29	- PG3
PD2	-	9	28	- PG2
PD3	-	10	27	- PG1
PE0	-	11	26	- PGO
PE1		12	25	PF3
		13 14 15 16 17 18 19 20 21 22 23	24	J

(Note) Nothing must be connected to NC pins internally or externally.


When mounting the QIP version on the board, do not dip it in solder.



QIP48

No. 2367-2/23

System Block Diagram



RAM	: Data memory	STS : Status register
F	: Flag	ROM : Program memory
WR	: Working register	PC : Program counter
AC	: Accumulator	INT : Interrupt control
ALU	: Arithmetic and logic unit	IR : Instruction register
DP	: Data pointer	I.DEC : Instruction decoder
E	: E register	CF, CSF : Carry flag, carry save flag
CTL	: Control register	ZF, ZSF : Zero flag, zero save flag
OSC	: Oscillation circuit	EXTF :: External interrupt request flag
тм	: Timer	TMF : Internal interrupt request flag

Pin Description

Pin Name	Input/Output	Function
INT	Input	Interrupt request input pin
HOLD	Input	HOLD mode request input pin (The LC6502, 6505 differ in function.) Capable of being used as a general-purpose single-bit input port unless the standby mode is used.
RES	Input	Reset input pin
PA ₀₋₃	Input	Input port Ag to Ag (Normal voltage, low-threshold input) Capable of 4-bit input and single-bit decision for branch Use also for HALT mode release request input
		(Continued on next page)

(Continued on next page)

No. 2367-3/23

(Continued from preceding page.)


	T	
PB0-3	Input	Input port B ₀ to B ₃ (Normal voltage) Capable of 4-bit input and single-bit decision for branch
PC ₀₋₃	input/Output	Input/output common port Co to C3 (Normal voltage) Capable of 4-bit input and single-bit decision for branch during input Capable of 4-bit output and single-bit set/reset during output
PD ₀₋₃	Input/Output	Input/output common port D0 to D3 (Normal voltage) Capable of 4-bit input and single-bit decision for branch during input Capable of 4-bit output and single-bit set/reset during output
PE ₀₋₃	Output	Output port E0 to E3 (Digit driver output) Capable of 4-bit output and single-bit set/reset Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch
PF0-3	Output	Output port Fo to F3 (Digit driver output) Capable of 4-bit output and single-bit set/reset Capable of 4-bit input of output latch contents and single-bit decision of output latch fo branch
PG0-3	Output	Output port G0 to G3 (Segment driver output) Capable of 4-bit output and single-bit set/reset Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch
РН ₀₋₃	Output	Output port Ho to H3 (Segment driver output) Capable of 4-bit output and single-bit set/reset Capable of 4-bit input of output latch contents and single-bit decision of output latch fo branch
PI _{O, 1}	Output	Output port 10, 11 (Digit driver output) Capable of 2-bit output and single-bit set/reset Capable of 2-bit input of output latch contents and single-bit decision of output latch fo branch
OSC1	Input	A ceramic resonator is connected to this pin and pin OSC2 in the internal clock mode.
OSC2	Output	Pin for externally connecting a resonance circuit for the internal clock mode
VDD	Input	Power supply pin Normally connected to +5V
V _{SS}	_	Connected to 0V power supply
TEST	Input	LSI test pin


bsolute Maximum Ratings/T _a = 2	5°C, V _{SS} = 0V			unit
Maximum Supply Voltage	VDD		-0.3 to +7.0	v
Input Voltage	VIN	Input pins other than OSC1	-0.3 to VDD+0.3(Note1)	v
Output Voltage	VOUT(1)	Ports C, D OSC 2	–0.3 to VDD+0.3	v
	VOUT(2)	Ports E, F, G, H, I	VDD-45 to VDD+0.3	v
Peak Output Current	10(1)	Ports C, D: Each pin	-2.0 to +2.0	mΑ
	10(2)	Ports E, F, I: Each pin	—15 to 0	mΑ
	10(3)	Ports G, H: Each pin	—10 to 0	mΑ
	0(4)	All pins of ports C to I	—90 to +16	mΑ
Allowable Power Dissipation	Pd max(1)	T _a =-30 to +70°C(Flat package) 350	mW
-	D (0)	T 00 1 100 0 (DID)	000	

		Pd max(2)	T _a =–30 to +70℃ (DIP)	600	mW
Operat	ting Temperature	Topr		-30 to +70	°C
Storag	e Temperature	T _{sta}		55 to +125	°C
(Note 1)	For pin OSC1, up to oscilla oscillation conditions in Fig	•	e generated when internally oscillat le.	ed under the recommended	
[Note]	When mounting the QIP pac	kage version	on the board, do not dip it in solde	r.	

No. 2367-4/23

owable Operating Conditions/T _a = - Operating Supply Voltage	VDD(1)		4.5	typ 5.0	5.5	V
Power-down Supply Voltage	VDD(1) VDD(2)	HOLD mode: HOLD = VIL(3)	1.8	0.0	5.5	v
"H"-Level Input Voltage	VIH(1)	Port A	1.9		VDD	, v
11 - Level Input voltage	VIH(1) VIH(2)	Ports B, C, D	0.7VDD		VDD	Ň
	VIH(2)	INT, RES, HOLD and OSC1	0.8VDD		VDD	Ň
'L''-Level Input Voltage	VIL(1)	Ports B, C, D	VSS		VDD	Ň
	$V_{1L}(2)$	INT, RES, OSC1	VSS		VDD	Ń
	VIL(3)	HOLD, TEST: VDD=1.8 to 5.5V			VDD	V
	$V_{1L}(4)$	Port A	Vss		0.5	V
External Capacitance for Ceramic	ci	See Fig. 2.				
Resonator OSC	C2	See Fig. 2.				
Allowable Delay in Key Scan	^t DH	See Figs. 3-3, 3-4 in Appendix 3.		(N-2) >	(tcyc	μ
Circuit	tDL			(N-2) >	(tcyc	μ
		(Note) tcyc: Cycle time at r	nicrocomp	outer run	ning mo	de
Standby Timing	^t VDDF	VDD=1.8 to 5.5V, See Fig. 1.	0			μ
	tVDDR	VDD=1.8 to 5.5V, See Fig. 1.	0			μ





٠

[Note] No chattering shall be applied to the \overline{HOLD} pin and PA0 to 3 pins during the HALT instruction execution cycle.

Fig. 1 Standby mode timing

No. 2367-5/23

ctrical Characteristics/ $T_a = -30$			min	typ	max	un
"H"-Level Input Current	ļін	Each input pin: VIN=VDD			1.0	μ
"L"-Level Input Current	ЦL		-1.0			μ
"H"-Level Output Voltage	VOH(1)	Ports C, D: IOH=-1mA VDD				
	VOH(2)	Ports C, D: IOH=-100µA VDD				
	VOH(3)	Ports E, F, I: IOH=-10mA VDD				
	VOH(4)	Ports E, F, I: IOH=-2mA VDD				
	VOH(5)	Ports E, F, I: IOH=-1mA VDD	-0.5			
		(Each port IOH=Less than -1mA)				
	VOH(6)	Ports G, H: IOH=-2mA VDD				
	VOH(7)	Ports G, H: IOH=-1mA VDD	-0.5			
		(Each port IOH=Less than -1mA)	• -			
	VOH(8)	OSC2: I _{OH} =-100μA V _{DD}	0.5			
"L"-Level Output Voltage	VOL(1)	Ports C, D: IOL=1mA			0.4	
	VOL(2)	OSC2: 10L=100µA			0.4	
Output OFF Leak Current	OFF(1)	Ports C, D: VOUT=VDD, HOLD mod			1.0	ł
	OFF(2)		-1.0			ŀ
	,	HOLD mode				
	OFF(3)	Ports E, F, G, H, I: VOUT=VDD			30	4
	OFF(4)	Ports E, F, G, H, I:	-30			ł
		Vout=Vdd-40V				
Clock OSC Frequency for	f CFOSC	OSC circuit in Fig. 2:		Note 2		kl
Ceramic Resonator OSC		Recommended conditions for		Note 2		kl
		ceramic resonator OSC		Note 2		k
				Note 2		kl
Current Dissipation	DD(1)	Ceramic resonator OSC; f=400, 800, 1	000kH		2.0	m
		Operating mode f=3MHz		2.7	4.0	m
		Recommended conditions for ceramic				
		resonator OSC, output pin open, inpu	t			
		pin VIN=VSS				
	IDD(2)	HALT mode: VDD=5V±10%,			10	μ_{i}
		Test circuit in Fig. 3				
	IDD(3)	HOLD mode: VDD=1.8 to 5.5V,			10	μ
. .	-	Test circuit in Fig. 4				
nput Capacitànce	CIN	Each input pin: Measure at f=1MHz.		5		р
	_	Pins not being measured: VSS				
Output Capacitance	COUT	Ports E, F, G, H, I: Measure at f=1MH	Z	10		р
in	-	Pins not being measured: VSS				
nput/Output Capacitance	CIO	Ports C, D: Measure at f=1MHz,		10		р
		Pins not being measured: VSS				
lysteresis Voltage	VH	INT, RES, HOLD	י1.0	VDD		

No. 2367-6/23

2

LC6512A, 6513A

Center frequency	Ceramic resonator	C1 (pF)	C2 (pF)	
	CSA3.00MG (Murata)	33±10%		
3MHz	KBR3.0MS (Kyocera)	22±10%		
1MHz	CSB1000K, D (Murata)	180±10%		
) IVIT12	KBR1000H (Kyocera)	180±10%		
800kHz	CSB800K, D (Murata) 180±10%			
800KH2	KBR800H (Kyocera)	180±10%		
400kHz	CSB400P (Murata)	330±10%		
400 K HZ	KBR400B (Kyocera)	330±10%		





Fig. 2 Recommended OSC circuit, constants for ceramic resonator OSC

Note 2) There is a tolerance of approximately 1% between the center frequency at the ceramic resonator mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.

The min., max. values of OSC frequency represent the oscillatable frequency range.


Note 3) When using the piggyback microcomputer, evaluation chip for evaluation, connect a feedback resistor (approximately 1Mohm).




Input/output common ports C, D: Output inhibit HALT instruction is executed to provide HALT mode.

Fig. 3 IDD(2) test circuit

Fig. 4 IDD(3) test circuit





No. 2367-7/23

. •

Appendix 1. Support System

For application development of the LC6512A, 6513A, the support system for the LC6512A, 6513A is used.

1-1. Software support The support system provides source editor, cross assembler. For cross assembler on CP/M, the "LC6502.COM", "LC6505.COM" are used, and on MS-DOS, the "LC6512.COM", "LC6513.COM" are used.

- 1-2. Hardware support
 - (1) Evaluation chip

Evaluation chip LC6597 is used. Level converters, drivers are connected to high-voltage ports (PE0 to 3, PF0 to 3, PG0 to 3, PH0 to 3, PI0, 1) externally.

(A dedicated adaptor is available.)




Fig. 1-1 Basic evaluation system using evaluation chip

- (2) Simulation chip Dissubable LOSEDC12(12 and a darker (EVA 07 12D (12D) (and b) (005121 a)
 - Piggyback LC65PG12/13 and adaptor (EVA-97-12D/13D) for the LC6512A, 6513A are used jointly.





Fig. 1-2 How to use piggyback


No. 2367-8/23





No.2367-9/23

.



Appendix 2. Internal Architecture of LC6512A, 6513A

The LC6512A, 6513A are identical with the LC6502C, 6505C in the internal architecture and instruction set except that output ports are of high-voltage type and port A is of low-threshold input type and the standby function is the same as for the LC6514B. For details, refer to "LC6500 SERIES USER'S MANUAL"; and for the standby function, refer to Appendix 4 "Standby Function".

2-1. PC

For the LC6512A, 6513A, this is organized with a 11-bit, 10-bit binary counter, respectively, which specifies the ROM address of an instruction to be executed next. The high-order 3(2) bits specify a page and the low-order 8 bits specify an address in the page. The page is updated automatically. () is for the LC6513A.

2-2. ROM

This is used to store user programs. For the LC6512A, 6513A, this is organized with 2048 x 8 bits, 1024×8 bits, respectively. By using the ROM table read instruction, the whole area can be accessed and the display pattern can be programmed.

2-3. Stack

This is used to save the contents of the PC at the subroutine call or interrupt mode. This allows subroutine nesting up to 8 levels.

2-4. DP

This is a register organized with 4-bit DPL and 3-bit, 2-bit DPH for the LC6512A, 6513A, respectively. When accessing the data RAM, the DPL, DPH specify a column address, row address, respectively. When accessing input/ output ports, the DPL specifies port A to port I. The DPL also specifies internal pseudo port O.

2-5. RAM

This is a static RAM used to store data. For the LC6512A, 6513A, this is organized with 128×4 bits, 64×4 bits, respectively. Row address 7H(3H) is allocated for 16 flags and 8 working registers which can be manipulated without being addressed by the DP. () is for the LC6513A.

2-6. AC, E

The AC is a 4-bit register which stores data to be processed by instructions. The E register is an auxiliary register to be back up the AC and is used as a temporary register or general-purpose register at the instruction execution mode.

2-7. ALU

This is a circuit which performs arithmetic and logic operations specified by individual instructions. This outputs not only data of operation results but also the status of carry (C), zero (Z).

2-8. Status register

This is a 4-bit register which stores the status of carry, zero and the external interrupt, timer interrupt request. The contents of the status register can be tested by the branch instructions.

2-9. Timer

This consists of a 4-bit fixed prescaler and a 8-bit programmable timer. This counts the system clock and requests a timer interrupt when an overflow occurs.


2-10. Control register

This is a 4-bit register, 2-bits of which control input/output of input/output common ports C, D and 2-bits of which enable/disable external interrupt, internal timer interrupt.


2-11. Input/output ports

There are 9 ports/34 pins from port A to I. Each port is addressed by the DPL. Ports A, B are of normal-voltage input type, ports C, D are of normal-voltage input/output common type, and ports E, F, G, H, I contain FLT drivers. Port A is of low-threshold input type.

No. 2367-10/23




(2) Ports C₀ to 3, D₀ to 3



- Functions 1. Input mode (Output inhibit)
 - 4-bit input (IP instruction)
 - Single-bit test (BP, BNP instructions)
 - 2. Output mode
 - 4-bit output (OP instruction)
 - Single-bit set, reset (SPB, RPB instructions)

(3) Ports E0 to 3, F0 to 3, G0 to 3, H0 to 3, I0 to 1 (High-voltage ports)



Set: The output represents a 1, ----- Output transistor ON

Reset: The output represents a 0. ---- Output transistor OFF • Single-bit test of output latch contents (BP, BNP instructions) • Ports E, F, I: FLT digits drive • Ports G, H: FLT segments drive

No. 2367-11/23

2-12. External interrupt

The trailing edge of the signal on the INT pin is detected and the interrupt request flag in the status register is set. The occurrence of an interrupt is controlled by the enable/disable flag in the control register.

2-13. Reset

The system is initialized by setting the $\overline{\text{RES}}$ pin to "L" level. The contents to be initialized are as follows:

- PC Address 000H
- Control register 0000 → Interrupt disable, Ports C, D: Output inhibit
- Status register Timer, external interrupt flag → Reset
- Output port Output latch $(0\mu) \rightarrow Output transistor OFF$

Appendix 3. Proper Cares in Using LSI

3-1. Low-threshold input port A0 to 3 provides the input characteristic shown in Fig. 3-1.




Fig. 3-1

3-2, FLT driver output

Ports E0 to 3, F0 to 3, I0 to 1 (10 pins) are for high-current digits driver output; and ports G0 to 3, H0 to 3 (8 pins) are for intermediate-current segments driver outputs. Of course, digits driver outputs can be used as segments driver outputs. Fig. 3-2 shows a sample application.





Fig. 3-2 FLT display application

No. 2367-12/23

Digit drive signal-used key scan


When key-scanning with the FLT digit drive signal in Fig. 3-3 and inputting the return signal to port A, the following must be observed.

- (a) Estimate voltage drop (VON) in the output transistor using the current flowing in an FLT used and the V-I characteristic of the output port of the LC6512A, 6513A.
- (b) Estimate voltage drop (VSW) in the switch circuit.
- (c) Check to see that $V_{ON} + V_{SW}$ meets the V_{IH}/V_{IL} requirement of the input port in Fig. 3-1.





For the key scan application in Fig. 3-3, make the program considering the delay in the external circuit and the input delay shown below.





When the IP instruction is used to input the return signal as shown above, the input delay must be considered and two instructions are placed between the IP instruction and the crossing of input port waveform and $V_{IL}(4)$, $V_{IH}(1)$, respectively. Some instructions must be placed additionally according to the length of delay (t_{DL}, t_{DH}) in the external circuit after the digit drive signal is delivered with the execution of the OP instruction (point a and point c).

- N: Number of instruction cycles existing between instruction (OP, SPB, RPB) used to output data to output port and instruction (IP, BP, BNP) used to input data from input port.
 - (Number of instruction cycles to be programmed according to the length of tDL, tDH)
- tDL, tDH: Delay in external circuit from output port to input port.

No. 2367-13/23

Appendix 4. Standby Function

Two standby modes – HALT mode and HOLD mode – are available to minimize the power dissipation when the program is in the wait state or a power failure is backed up. Both modes are set with the execution of the HALT instruction. All the operations including the system clock generator are stopped at the standby mode. (For other models LC6502/05 of the LC6500 series, the HOLD mode is hardware-set with the HOLD pin = "L". Be careful of the difference in the mode setting method.)

The HALT mode and HOLD mode are used properly depending on the purposes. They are different in the mode setting conditions, I/O port state during standby operation, mode releasing method. The HALT mode is entered by executing the HALT instruction when the HOLD pin is at "H" level. The HALT mode is used to save the power dissipation when the program is in the wait state. The HOLD mode is entered by executing the HALT instruction when the HOLD pin is at "L" level. At the HOLD mode all I/O ports are disabled and there is no power dissipation in the interfaces with external circuits, permitting capacitor or battery-used power supply backup during power failure.

4-1. HALT mode setting

The HALT mode is entered by executing the HALT instruction when the HOLD pin is at "H" level and all pins for port A0 to A3 are at "L" level. When even one of pins for port A0 to A3 is at "H" level, the HALT instruction is disregarded and becomes equal to the NOP instruction.

The HALT mode causes individual blocks to be placed in the following states.

- (1) Operation is stopped
 - All the operations including the system clock generator are stopped.
- (2) 1/0 port
 - The state immediately before setting the HALT mode is held.
- (3) Blocks to be cleared/reset
 - Timer State where all bits are set to "1" (max. time).
 - Status flag The EXTF, TMF are reset (interrupt disable). The CF, ZF contents are held. An interrupt request at the HALT mode is disregarded.
- (4) Blocks to be held
 - For the registers, data RAM, port output latch, PC (except those in (3), the contents immediately before setting the HALT mode are held.

4-2. HOLD mode setting

The HOLD mode is entered by executing the HALT instruction when the HOLD pin is at "L" level. In this case, the contents of port A0 to A3 remain unaffected.

The state in the HOLD mode is the same as that in the HALT mode, except the state of I/O port. The HOLD mode permits the undermentioned power-down mode to be entered.

I/O port

- Input ports A, B: Input inhibit
- Input/output port C, D: Input inhibit, output high impedance
- Output ports E to I: Output Pch transistor OFF
- INT, RES pins: Input inhibit
- For the output latch of the output port, the contents immediately before setting the HOLD mode are held.

No. 2367-14/23

.

4-3. HOLD power-down mode setting

The HOLD mode permits the supply voltage to be lowered and also the power dissipation to be reduced <u>after mode</u> setting. The HOLD mode can be used in the capacitor or battery-used backup operation during power failure.




Fig. 4-1 HOLD mode and power-down

- (1) A failure of the main power supply is detected and a standby request is made. This is hardware-controlled by the external circuit.
- (2) The HOLD pin is software-polled or the same signal is applied to the INT pin to test the standby request by interrupt. Then, the HALT instruction is executed and the HOLD mode is entered. (Note)
- 3 After the HOLD mode is entered, power-down can be attained by lowering VDD.
- After VDD returns to the prescribed voltage, the HOLD pin is set to "H" level and the normal operation returns.
- (Note) The HOLD pin input signal is transferred to pseudo input port PO 0 (DPL = 0EH, 2^o bit). Therefore, when polling the HOLD pin, the BPO or BNPO instruction is used at DPL = 0EH. (The IP instruction cannot be used.)

When the BPO instruction is used for testing, a branch occurs when the input voltage is at high level in the same manner as for normal input ports.

4-4. HALT mode release

Release by reset

When "L" level is applied to the RES pin, the HALT mode is released and the system reset state is entered. When the RES pin is set to "H" level again, the normal operation starts. Since the ceremic resonator mode is used for system clock generation, the release by reset must be performed. - Notes -

- Since the ceramic resonator mode is used for system clock generation, "L" level must be applied to the RES pin for 5 to 10 msec (oscillation stabilizing time).
- Mode change from HALT mode to HOLD Mode

The HALT mode is entered with the execution of the HALT instruction when the HOLD pin is at "H"level. The HALT mode is changed to the HOLD mode automatically by setting the HOLD pin to "L" level.




Fig. 4-2 Mode change from HALT mode to HOLD mode

No. 2367-15/23

4-5. HOLD mode release

Release by reset

The HOLD mode is released by setting the HOLD pin to "H" level while applying "L" level to the RES pin. When the RES pin is set to "H" level again, the normal operation starts. The contents of the memories remain unaffected except the PC, I/O ports, registers which are initialized by the reset operation.

Since the ceramic resonator mode is used, the reset state must be held until oscillation is fully stabilized (10 msec after oscillation start) after the HOLD mode is released.




Fig. 4-3 HOLD mode release by reset

Note: With "L" level applied to the HOLD pin as shown above, the CPU is not reset even when the RES pin is set to "L" level. This is because the HOLD pin is given priority lest the CPU is reset unnecessarily when the capacitor or battery-used backup mode causes the CPU peripherals to operate unstably and the RES pin is set to "L" level. Be careful of the level of the HOLD pin and RES pin also at the initial reset mode when power is applied. When the HOLD pin is at "L" level, no reset occurs.

4-6. Proper cares in using standby function


When using the HOLD mode, an application circuit and program must be designed with the following in mind.

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing of each control signal (HOLD, RES, port A, INT, etc.) at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.
- 4-7. Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected by the HOLD pin, etc. to cause the HOLD mode to be entered so that the current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers even during power failure.

4-7-1. Sample application circuit (ceramic resonator OSC)


Fig. 4-4 shows a ceramic resonator OSC-applied circuit where the standby function is used for power failure backup.




No. 2367-16/23

4-7-2. Operating waveform

The operating waveform in the sample application circuit in Fig. 4-4 is shown below. The mode is roughly divided as follows:



(1) Initial application of power (2) Instantaneous break-(2) (2) Instantaneous break-(3)



③ Return from backup voltage

4-7-3. Operation of sample application circuit

- (1) At the time of initial application of power
 - A reset occurs and the execution of the program starts at address 000H of the program counter (PC).
- 2 At the time of instantaneous break
 - (1) At the time of very short instantaneous break The execution of the program continues.
 - (2) At the time of instantaneous break being a little longer than (1) (When the RES input voltage meets VIL and the HOLD input voltage does not meet VIL).

A reset occurs during the execution of the program and the execution of the program starts at address 000H of the program counter (PC).

Since the HOLD request signal is not applied to the HOLD pin, the HOLD mode is not entered.

- (3) At the time of long instantaneous break (When both of the RES input voltage and HOLD input voltage meet VIL).
 - The HOLD request signal is applied to the HOLD pin and the HOLD mode is entered.

When V+ rises after instantaneous break, a reset occurs to release the HOLD mode and the execution of the program starts at address 000H of the program counter (PC).

(3) At the time of return from backup voltage

A reset occurs and the execution of the program starts at address 000H of the program counter (PC).

No. 2367-17/23

4-7-4. Notes for circuit design

(1) How to fix C3, R6, C2, R2

Fix closed loop (A) discharge time constants C3, R6 and HOLD pin charge time constants C2, R2 so that closed loop (A) fully discharges before the HOLD input voltage gets lower than VIL at the time of instantaneous break and the RES input voltage is sure to get lower than VIL (a reset occurs) when V+ rises after instantaneous break where the HOLD input voltage gets lower than VIL.

(2) How to fix C3, R7

Fix RES pin charge time constants C3, R7 so that when power is applied initially or the HOLD mode is released the ceramic resonator OSC oscillates normally and the RES input voltage exceeds VIH and the program starts running.

(3) How to fix R4, R5

Fix Tr bias constants R4, R5 so that when V+ rises after instantaneous break the RES input voltage gets lower than VIL (brought to "L" level) before the HOLD input voltage exceeds VIH (brought to "H" level).

(4) How to fix C2, R3

Fix HOLD pin charge time constants C2, R3 so that when the HOLD mode is released from the backup mode the HOLD input voltage does not exceed VOH (not brought to "H" level) until the RES input voltage gets lower than VIL (brought to "L" level).

Fix C3, R7 and C2, R3 so that the time interval from the moment the HOLD input voltage exceeds VIH until the moment the RES input voltage exceeds $V_{||H|}$ is longer than the ceremic resonator OSC stabilizing time.

(5) When the load is heavy or the polling interval is long

Since C1 discharges largely, increase the capacity of C1 or separate (B) detection from V+ and use a power supply or signal that rises faster than V+.

4-7-5. Notes for software design

When the HOLD request signal is detected, the HALT instruction is executed immediately. A concrete example is shown below.

- (1) An interrupt is inhibited before polling the HOLD request pin (HOLD pin).
- (2) Polling of the HOLD pin and the HALT instruction are programmed consecutively.

[Concrete example] - :

RCTL	3	;EXTEN, TMEN \leftarrow 0 (External, timer interrupt inhibit)
BPO	AAA	;Polling of the HOLD pin (If "H" level, a branch occurs to AAA.)
HALT		The HOLD mode is entered.

AAA:

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. Anyone purchasing any products described or contained herein for an above-mentioned use shall: D Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

No. 2367-18/23

LC651	2A,	651	ЗA
-------	-----	-----	----

Appendix LC6500 Series

LC6500 Series Instruction Set (by Function)

- 44-		200000 001163 I	nsuuction	Oct (Dy I	un	cuony					
	Symbols AC: ACt: CF: CTL: DP: E: EXTF: Fn:	Meaning Accumulator Accumulator bit t Carry flag Control register Data pointer E register External interrupt of Flag bit n	request flag	M: M(DP): P(DPL) PC: STACK TM: TMF: At, Ha, ZF:	: N : P (: S T T T	Memory Memory addressed by nput/output port ad Program counter Stack register Timer Timer (internal) inter Working register Zero flag	PP ← : Tri dressed by DPL +: Ac -: Su Λ: Ar V: OF				
Instruction		Мавтоліс	Instructio		Bytes Cycles	Function	Description	Status flag affected	Remarks		
5	SUCLA	Clear AC	11001	0000	1 1	AC ← 0	The AC contents are cleared.	ZF	*1		
ction	CLC	Clear CF	11100	0001	1 1	CF ←0	The CF is reset.	ĊF			
a te	STC	Set CF	11110	0 0 0 1	1 1	CF ←1	The CF is set.	CF			
00 j.	CMA	Complement AC	1110	1011	1 1	AC - (AC)	The AC contents are complemented (zero bits become 1, one bits become 0).	ZF			
let	INC	Apprendent AC		1110	· ·		The AC contents are incremented at	75			

Instruct		Мавтоліс	D7D6D5D4	D3D2D1D0	Bytes	Cycles	Function	Description	flag affecter	d	Remarks
E	CLA	Clear AC	1100	0000	1	1	AC - 0	The AC contents are cleared.	ZF	+	*1
tion	CLC	Clear CF	1 1 1 0	0001	1	1	CF ←0	The CF is reset.	CI	:	
Į	STC	Set CF	1 1 1 1	0 0 0 1	ī	1	CF ←1	The CF is set.	CI	:	
, i		Complement AC	1 1 1 0	1011	1	1	$AC \leftarrow \overline{(AC)}$	The AC contents are complemented (zero bits become 1, one bits become 0).	ZF		
		Increment AC	0000	1110	1	1	AC -(AC) +1	The AC contents are incremented +1.	ZF CI	F	
shioula	DE C	Decrement AC	0000	1 1 1 1	1	1	AC - (AC) - 1	The AC contents are decremented -1.	ZF C	F	
lator m	RAL	Rotate AC left through CF	0000	0001	1	1	AC6 ← (CF). ACn + 1 ← (ACn). CF ← (AC3)	The AC contents are shifted left through the CF.	ZF C	F	
Accumulat	TAE	Transfer AC to E	0000	0011	1	1	E ←(AC)	The AC contents are transferred to the E.			
A	XAE	Exchange AC with E	0000	1 1 0 1	1	1	(AC) \$\$(E)	The AC contents and the E contents are exchanged.			
ы	INM	Increment M	0010	1 1 1 0	1	1	M(DP) - [M(DP)]+1	The M(DP) contents are incremented +1.	ZF C	F	
uáti	DE M	Decrement M	0010	1 1 1 1	1,	ï	M(DP) + [M(DP)]-1	The M(DP) contents are decremented - 1.	ZF CI	F	
y man'p	SMB bit	Set M data bit	0000	1 O B, Bo	1	1	M(DP. 8 B ₀) +1	A single bit of the M(DP) specified by B1B0 is set.			
Memor	RMB bit	Reset M data bit	0010	1 O 8 1 8 0	,	۱	M(DP. 8180) -0	A single bit of the M(DP) specified by B(B) is reset.	ZF		
	AD	Add M to AC	0110	0000	1	1	AC + (AC) + (M(DP))	The AC contents and the M(DP) contents are binary added and the result is placed in the AC.	ZF C	F	
	ADC	Add M to AC with CF	0010	0000	1	1	AC ←(AC) + (M(DP)) +(CF)	The AC, CF, M(DP) contents are binary- added and the result is placed in the AC,	ZF C	F	
	DAA	Decimal adjust AC in addition	1110	0110	1	1	AC +(AC) + 6	6 is added to the AC contents.	ZF		
	DAS	Decimal adjust AC in subtraction	1110	1010	1	1	AC -(AC)+10	10 is added to the AC contents.	ZF		
curtinus	EXL	Exclusive or M to AC	1111	0101	1	,	AC ←(AC) ¥ (M(DP))	The AC contents and the M(OP) contents are exclusive-ORed and the result is placed in the AC.	ZF		
too inet	AND	And M to AC	1 1 1 0	0111	,	ı	AC ←(AC) ∧ (M(DP))	The AC contents and the M(OP) contents are ANDed and the result is placed in the AC,	ZF		
	OR	Or M to AC	1110	0101	1	ı	AC ←(AC) V [M(DPL]	The AC contents and the M(DP) contents are ORed and the result is placed in the AC.	ZF		
Deem tion /	СМ	Compare AC with M	1 1 1 1	1011	1	1	(M(DP))+(AC)+1	$eq:contents and the M(DP) contents are compared and the CF and ZF are set/reset. \\ \hline Comparison result CF ZF (M(DP)) > (AC) 0 0 (M(DP)) = (AC) 1 1 (M(DP)) < (AC) 1 0 \\ \hline (M(D$	ZF CI	F	
	CI data	Compare AC with immediate data	00100100	1 1 0 0 $1_3 1_2 1_1 1_0$	2	2	13121110 +{AC}+1	The AC contents and immediate data 1312110 are compered and the ZF and CF are set/reset.	ZF C	F	
								Comparison result CF ZF $I_3 I_2 I_1 I_0 > (ACI)$ 0 0 $I_3 I_2 I_1 I_0 = (ACI)$ 1 1 $I_3 I_2 I_1 I_0 < (ACI)$ 1 0			
	CLI data	Compare DPL with immediate data		1 1 0 0 1 3 1 2 1 1 0		2	(DP) ¥12(21) 10	The DPL contents and immediate data 13121110 are compared.	ZF		
	Lí data	Load AC with immediate data	1 1 0 0	1 3 121110	1	1	AC -1312110	Immediate data (3)(2)(1)() is loaded in the AC.	ZF		* 1
	S	Store AC to M	0000	0010	1	1	M(DP) ←(AC)	The AC contents are stored in the M(DP).			
	L	Load AC from M	0010	0001	1	1	AC - (M(DP))	The M(DP) contents are loaded in the AC,	Z⊦		
itere	XM data	Exchange AC with M. then modify DPH with immediate data	1010	0 M2M1M0	1	2	$(AC) = (M(DPI))$ $DP_{H} \leftarrow (DP_{H}) \forall$ $= 0 M_{2} M_{1} M_{0}$	The AC contents and the M(DP) contents are exchanged. Then, the DPH contents are modified with the contents of (DPH) VOM2M1MD.	ZF		The ZF is set/ reset according to the result of (DPH)¥0M2 M1MQ.
to the second	x	Exchange AC with M	1010	0000	,	2	(AC) = (M(DP))	The AC contents and the M(DP) contents are exchanged.	ZF		The ZF is set/ reset according to the DPH contents at the time of instruc- tion execution

		Read table data from program ROM	0110	0011	1 2	AC E+ROM (PCh.E.AC)	The contents of ROM addressed by the PC whose low-order B bits are replaced with the E and AC contents are loaded in the AC and E.		(Dr 1),
		Exchange AC with M, then decrement DPL	1 1 1 1	1 1 1 1	1 2	(AC) ≒ (M(DP)) DPL ← (DPL) = 1	The AC contents and the M(DP) contents are exchanged. Then, the DPL contents are decremented =1.	ZF	The ZF is set/ reset according to the result of (DPL - 1).
Load/s		Exchange AC with M. then increment DPL	1 1 1 1	1110	1 2	$(AC) \rightleftharpoons (M(DP))$ $DP_{L} \leftarrow (DP_{L}) + 1$	The AC contents and the MIDP; contents are exchanged. Then, the OPL contents are incremented +1.	ZF	The ZF is set/ reset according to the result of (DPL + 1),
ģ	L								time of instruc- tion execution.

No. 2367-19/23

		Mnemonic	Instruct	tion code	ñ	Cycles	Function	Description	Ştatus flag	Remarks
Instruction			D7 D8 D5 D4	D3 D2 D1 D0	à	ð			affected	
structions	LDZ data	Load DPH with Zero and DPL with immediate data respectively	1000	13 12 11 10	1	'	DРн ←0 DP1 ←43 12 15 10	The DPH and DPL are loaded with 0 and immediate data 312110 respectively.		
tion in	LHI data	Load DPH with immediate data	0100	3 2 11 10	1	1	DPH ← \$3 12 11 10	The DPH is loaded with immediate data 13121110.		
Budi	IND	Increment OPu	1110	1 1 1 0	1	1	$DP_L \leftarrow (DP_L) + 1$	The DPL contents are incremented +1.	ZF	
Ē	DED	Decrement DPL	1110	1 1 1 1	1	,	DPL ← (DPL) - 1	The DPL contents are decremented -1.	ZF	
inter	TAL	Transfer AC to DPL	1111	0111	1	1		The AC contents are transferred to the DPL.		
a po	TLA	Transfer DPL to AC	1110	1001	1	1	AC -(DPL)	The DPL contents are transferred to the AC.	ZF	
5	ХАН	Exchange AC with DPH	0010	0011	1	1	(AC) ≒ (DPH)	The AC contents and the DPH contents are exchanged.		
instructions	XAI XAO XAI XA2 XA3	Exchange AC with working register At	1 1 1 0 1 1 1 0	t1 t0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(AC) ≒(AO) (AC) ≒(A1) (AC) ≒(A1) (AC) ≒(A2) (AC) ≒(A3)	The AC contents and the contents of working register A0, A1, A2, or A3 specified by 1110 are exchanged.		
instr	хна хно хні	Exchange DPH with working register Ha	1 1 1 1 1 1 1 1	a 1 0 0 0 1 1 0 0	1	1 1 1	(DPH) 그(HO) (DPH) 그(H1)	The DPH contents and the contents of working register HO or HI specified by a are exchanged.		
	XLa XLO XL1	Exchange DPL with working register La	1 1 1 1 1 1 1 1	∂ 0 0 0 0 0 1 0 0	1	1	(DPL)≒(LO) (DPL)≒(L1)	The DPL contents and the contents of working register LD or L1 specified by a are exchanged.		
SUOI	SFB flag	Set flag bit	0101	B3 B2 B1 B0	1	1	Fn 1	A flag specified by B3B2B180 is set.		
	RFB 11ag	Reset flag bit	0001	B3 B2 B1 B0	1	1	Fn -O	A fleg specified by B3B2B1B0 is reset.	ZF	The flags are divided into groups of FC to F3, F4 to F7, F8 to F F1 2 to F15, The ZF is se reset accord to the 4 bits including a single bit spu- fied by im- mediate datt B3B2B1B0.
	JMP əddr	Jump in the current bank	0 1 1 0 P7P6P5P4	1 P10P9 P8 P3 P2 P1 P0	2	2	PC ← PC11 (又はPC11) P10P9 P8 P7 P6 P5 P4 P3 P2 P1 P0	A jump to an address specified by the PC 11 for PC 11) and immediate data P10 to P0 occurs.		
SUOI	JPEA	Jump in the current page modified by E and AC	1 111	1010	1		PC7~0 ←(E.AC)	A jump to an address specified by the contents of the PC whose low-order B bits are replaced with the E and AC contents occurs.		
ine instruct	CZP addr	Çali subroutine in the zero page	1011	P3 P2 P1 P0	1	1	$\begin{array}{l} STACK \leftarrow (PC) + 1 \\ PC \sqcup \sim 6 \cdot PC \sqcup \sim 0 \leftarrow 0 \\ PC \sqcup \sim 2 \leftarrow P3 P2 P1 P0 \end{array}$	A subroutine in page 0 of bank 0 is called.		
rip/subroutine instructions	CAL addr	Call subroutine in the zero, bank	1 0 1 0 P7 P6 P5 P4	1 Phg Pg Pg Pg Pg Pi Po	2	2	STACK ←(PC) +2 PC11~0 ← OPi0P9P6P7 P6P5P4P3P2P1P0	A subtoutine in bank 0 is called,		
3	RT	Return from subroutine	0110	0010	1	1	PC ← (STACK)	A return from a submutine occurs.		
	ករីរ	Return from interrupt	0010	0010	1	1	PC - (STACK) CF ZF - CSF.ZSF	A return from an interrupt servicing routine occurs.	ZF CF	
	BAt addr	Branch on AC bit	0 1 1 1 P	0 0 tito P3P2P1P0	2	2	$PC_{7} = 0 - P_{7} P_{6}P_{5}P_{4}$ $P_{3} P_{2}P_{1}P_{0}$ $P_{1} AC_{1} = 1$	If a single bit of the AC specified by im- mediate deta 110 is 1, a branch to an address specified by immediate data P) to PD within the current page occurs.		Mnemonic BAO to BA according t the value of
	BNAI əddi	Branch on no AC bit	0 0 1 1 P7P6P5P4	0 0 t 1 t 6 P3P2P1P0	,2	2	$PC7 \sim_0 \leftarrow P7 P6P5P4$ $P3P2P1P0$ $if ACt = 0$	If a single bit of the AC specified by im- mediate data 110 is 0 a branch to an address specified by immediate data P7 to PD within the current page occurs.		Mnemonic BNAD to BNA3 acco ing to the v of t.
5	BMt addr	Branch on M bit	0 1 1 1 P`P6P5P₄	0 1 tito P3P2P1P0	2	2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (M(DP, 1, 1, 0)) = 1	If a single bit of the M(DP) specified by immediate data (110) is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic BMD to BM according t the value of
Branch instruction	BNMt addr	Branch on no M bit	0 0 1 1 P7P6P5P4		2	2	$PC_{7 \to 0} \leftarrow P_{7} P_{6} P_{5} P_{4}$ $P_{3} P_{2} P_{1} P_{0}$ if [M(DP.t_{1} t_{0'}) = 0	If a single bit of the M(DP) specified by immediate data (10) is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic BNM0 to BNM3 acco ing to the v of t.
Brai	BPt addr	Branch on Port bit		1 0 1 1 1 0 P3 P2 P1 P0	2	2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ $if (P(DP_L t_1 t_0)) = 1$	If a single bit of port P(DPL) specified by immediate data 110 is 1. a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic BPO to BPO according t the value of
	BNP1 addr	Branch on no Port bit	0 0 1 1 P7 P6 P5 P4	1 0 t 1 t o P3 P2 P1 Po	2	2	PC1 -0 - P1P6P5P4 P3P2P1P0	If a single bit of port P(DPL) specified by immediate data t110 is 0, a branch to an address specified by immediata data P7		Mnemonic BNPO to B according

.

		P1 P5 P5 P4	P3 P2 P1 P0			$\frac{P_3 P_2 P_1 P_0}{P_1 (P(OP_L, t_1 t_0)) = 0}$	address specified by immediate data P7 to P0 within the current page occurs.		according to the value of t.
BTM addr	Branch on timer	0 1 1 1 P7P6P5P4	1 1 0 0 P3 P2 P1 P0	2	2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if TMF=1 then TMF +0	If the TMF is 1, a branch to an address specified by immediate data P7 to Pg within the current page occurs. The TMF is reset.	TMF	

No. 2367-20/23

Instruction		Mnemonic	Instructi D7 D6 D5 D4		Влез	Cycles	Function	Description	Status flag affected	Romerks
_	BNTM addr	Branch on no timer	0011 P7P6P5P4	1 1 0 0 P3P2P1P0	2	2	$PC_{7\sim0} \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if TMF = 0 then TMF $\leftarrow 0$	If the TMF is 0, a branch to an address specified by immediate data P3 to P0 within the current page occurs. The TMF is reset.	TMF	
	₿iador	Branch on interrupt	0 1 1 1 P7P6P5P4	1 1 0 1 P3P2P1P0	2	2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ $i1 EXTF = 1$ $then EXTF \leftarrow 0$	If the EXTF is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs. The EXTF is reset.	EXTF	
	BNI addr	Branch on no interrupt	0 0 1 1 P7P5P5P4	1 1 0 1 P3P2PiP0	2	2	$PC ?\sim_0 \leftarrow P7 P_6 P_5 P_4$ $P3 P_2 P_1 P_0$ $r_1 EXTF = 0$ $r_2 hen EXTF \leftarrow 0$	If the EXTF is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs. The EXTF is reset.	EXTF	
tructions	BC addr	Branch on CF	0 1 1 1 P7P6P5P4	1 1 F 1 P3 P2 P1 P0	2	2	PC7∼0 ← P7P6P5P4 P3P2P1P0 (1 CF = 1	If the CF is 1, a branch to an address specified by immediate date P7 to P0 within the current page occurs.		
Branch instructions	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4	1 1 1 1 P3 P2 P1 Po	2	2	PC 7~0 ← P1 P6 P5 P4 P3 P2 P1 P0 11 CF =0	If the CF is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		
	BZ addir	Branch on ZF	Q 1 1 1 P7P6P5P4	1 1 1 0 P3 P2 P 1 P0	2	2	PC7~0~P7P6P5P4 P3P2P1P0 if ZF=1	If the ZF is 1, a branch to an address specified by immediate date P7 to P0 within the current page occurs.		
	BNZ addr	Branch on no ZF	0 0 1 1 P7 P6 P5 P4		2	2	$PC_{2 \sim 0} \leftarrow P_{7} P_{6} P_{5} P_{4}$ $P_{3} P_{2} P_{1} P_{0}$ $if ZF = 0$	If the ZF is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		
	BFn addr	Branch on flag bit	1 1 0 1 P7P6P5P4	n3n2n1n0 P3P2P1P0	2	2	PC 7 ~ 0 ← P7 P6 P5 P4 P3 P2 P1 P0 II Fn ≕ 1	If a flag bit of the 16 flags specified by immediate data ngngnino is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BF0 to BF15 according to the value of n.
	BNFn addr	Branch on no flag bit	1 0 0 1 P7P6P5P4	n 3 n 2 n 1 n 0 P 3 P 2 P 1 P 0	2	2	PC 2 ~ 0 ← P 2 P 8 P 5 P 4 P 3 P 2 P 1 P 0 11 F n = 0	If a lag bit of the 16 flags specified by immediate deta rgn 2n th 30, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemanic is BNFD to BNF 15 according to the velue of n.
r'	IP	Input port to AC	0000	1100	1	1	AC ← (P(DPu))	The contents of port PIDPLI are inputted to the AC.	ZF	
uctions	OP	Output AC to port	0110	0001	1	1	$P(DP_L) \leftarrow (AC)$	The AC contents are outputted to port P(DPL)		
utput instr	SPB bil	Set port bit	0000	O 1 Bi Bo	,	2	P(OPL. B1 B0) -1	Immediate data 8180-specified one bit in part P(DPL) is set.		Mnemonic is BNF0 to BNF 15 according to the value of n.
Input/or	RPB bit	Reset port bir	0010	0 1 B1 B0	1	2	P(DPL B180) -0	Immediate data 8180-specified one bit in port P (DPL) is reset.	ZF	When this in- struction is executed, the E register contents are destroyed.
	SCIL DI	Set control register bit(\$)	0010	1 1 0 0 B3B2B1B0	2	2	CTL ←(CTL) V B3 B2 B1 B0	Immediate data 83828180-specified bits in the control register are set.		
uctions	RCTL DA	Reset control register bit(S)		1 1 0 0 83 82 81 80	2	2	CTL +- (CTL) A B3 B2 B1 B0	Immediate data 89828180-specified bits in the control register are reset.	ZF	
Other instruction	WTTM	Write timer	1 1 1 1	1001	1	1	TM-(E).(AC) TMF-0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	
0	HALT	Həl t	1111	0110	1	'	Hali	All operations stop.		
	NOP	No operation	0000	0000	,	1	No operation	No operation is performed, but I machine cycle is consumed.		

.


LC6512A, 6513A

*1 If the L1 instruction or CLA instruction is used consecutively in such a manner as L1, L1, L1, -----, or CLA, CLA, CLA, ------, the first L1 instruction or CLA instruction only is effective and the following L1 instructions or CLA instructions are changed to the NOP instructions.

No. 2367-21/23


ا ته	DEC		DEM	BNC				BC							DED	хD					2-byte instruction
ы	INC		MNI	BNZ				ΒZ							QNI	IX					2.5
Ω	XAE			BNI				BI													
ບ້	IP		RCTL, CLÌ SCTL, CÌ	BNTM			ſP	BTM							XA 3	XH 1					1-byte, 2-cycle instruction
В							JMP				CAL				CMA	СМ					1-byte, instruc
A	ш		B	P _t											DAS	JPEA					
6	SMB		RMB	BNPt				BPt							TLA	WTTM					e ction
œ		В				в			2	. =		<u>م</u>			XA 2	0НХ			1	T	1-cycle
4		RFB			LHI	SFB			LDZ	BNF _n		CZP	П	BFn	AND	TAL	CI	CLI	SCTL	RCTL	
9	ш		В	Mt											DAA	HALT					
5	SPB		RPB	BNMt				ΒM _t							OR	EXL					
4												-			XA1	XL 1					
ñ	TAE		ХАН				RTBL				МХ	}									
2	s		RTI	At			RT														
1	RAĽ		г	BNAt			0P	BAt							CLC	STC					
0	NOP		ADC				AD				×		CLA		XAO	XL0					

LC6



No. 2367-22/23

•



LC6500 Series Programming Model