Ordering number: EN 3802A

		CMOS LSI
	No.3802A	LC7233
SANYO		Single-chip PLL and Microcontroller with LCD Driver

OVERVIEW

The LC7233 is a single-chip microcontroller that incorporates a phase-locked loop (PLL), which can operate up to 150 MHz, and a liquid-crystal display (LCD) driver, making it ideal for digital tuners. It has a large number of input/output ports and a frequency measurement circuit.

The LC7233 features on-chip RAM and ROM, a programmable high-speed divider, a 6-bit analog-to-digital converter and a low-voltage detection reset circuit.

The LC7233 operates from a single 5 V supply and is available in 64-pin QIPs.

FEATURES

- 150 MHz phase-locked loop
- LCD driver
- 6-bit analog-to-digital converter
- Two 8-bit PWM digital-to-analog converters
- Two 4-bit input ports
- Two 4-bit input/output ports
- 6-bit keypad matrix scan output
- 2-bit open-drain high-voltage output
- 23 mask-selectable output drivers
- 20-bit universal counter
- 4096 × 16-bit program ROM (000H to FFEH user-addressable memory)
- 256×4 -bit data RAM
- Low-voltage detection reset circuit
- Programmable high-speed divider
- Single-word instructions
- Four-level stack
- PLL-unlocked flip-flop
- Timer flip-flop
- Programmable watchdog interrupt address
- Standby mode
- CPU operates down to 3.5 V, with data retention down to 1.3 V.

.

- Single 5 V supply
- 64-pin QIP

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE. Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

6291JN / 1201JN No 3802-1/16



PACKAGE DIMENSIONS

Unit: mm

3159-QIP64E



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall;
 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of

their officers and employees jointly or severally.

,

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

No.3802-2/16



BLOCK DIAGRAM

No.3802-3/16

PIN DESCRIPTION

.

Number	Name	Equivalent circuit	Description	
1	XIN		Crystal oscillator connections	
64	хоит	XOUT		
2	TEST2		-	
63	TEST1		lest pins	
3 to 6	PG3 to PG0		Input port G	
7, 8	РН1, РНО		Output port H	
9 to 12	PF3 to PF0		Input/output port F	
13 to 16	PE3 to PE0		Input/output port E	
17, 18	PC1, PCO		Output port C	
19 to 22	PB3 to PB0	BACKUP	Output port B	
23 to 26	PA3 to PA0		input port A	

Mask option	

No.3802-4/16

Number	Name	Equivalent circuit	Description
27 to 49	S23 to S1	BACKUP	LCD segment outputs
50, 51	COM2, COM1		LCD common driver outputs
52	HOLD		Hold-mode control input
55	SNS	Ī	Power-fail detect
53	ADI	ret ret H HOLD, PLLSTOP controlled	A/D converter input
54	HCTR	HOLD, PILISTOP controlled	Universal counter input
56	VDD	· · · · · · · · · · · · · · · · · · ·	5 V supply
57	FMIN		FM VCO input
58	AMIN		AM VCO input
59	VSS		Ground

LC7233

No.3802-5/16

•

Number	Name	Equivalent circuit	Description
60	EO		Phase comparator output
61	AIN	AIN .	Analog input
62	AOUT		Analog output

SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	Voo max	-0.3 to 6.5	v
Port G, HOLD, ADI and SNS input voltage range	Vin1	-0.3 to 13	v
Input voltage range (other inputs)	Vin2	-0.3 to V _{DD} + 0.3	V
Port H and AOUT output voltage range	Vouti	0.3 to 15	V
Output voltage range (all other outputs)	Vout2	-0.3 to V _{DD} + 0.3	V
Port H output current range	louti	0 to 5	mA
Ports E and F output current range	Ιουτε	0 to 3	mA
Ports B and C output current range	Гоитз	0 to 1	mA
AOUT output current range	lour4	0 to 2	mA
Power dissipation	Po	400	m₩
Operating temperature range	Topr	-40 to 85	deg. C
Storage temperature range	T _{sig}	-45 to 125	deg. C

Recommended Operating Conditions

$T_s = 25 \text{ deg. C}$

Parameter	Symbol	Rating	Unit
Supply voltage	VDD	5	v
Supply voltage range (PLL and CPU)	VDD1	4.5 to 5.5	v
Supply voltage range (CPU)	V _{DD2}	3.5 to 5.5	v
Supply voltage range for data retention	V _{DD3}	1.3 to 5.5	v

No.3802-6/16

Electrical Characteristics

.

V_{DD}	=	3.5	to	5.5	V,	Т.	=	-40	to	85	deg.	С	unless	otherwise	noted
----------	---	-----	----	-----	----	----	---	-----	----	----	------	---	--------	-----------	-------

P	Baramatan Durata Duration			Rating			
rarameter	Symbol	Condition	min	typ	typ max		
Port G HIGH-level input voltage	Viн1		0.7V _{DD}	-	8.0	v	
SNS HIGH-level input voltage	ViH2		2.5	-	8.0	v	
Port A HIGH-level input voltage	Vінз		0.6V ₀₀	-	V _{DD}	v	
Ports E and F HIGH-level input voltage	ViH4		0.7V _{DD}	-	VDD	v	
HOLD HIGH-level input voltage	V _{IH5}		0.8V _{DD}	-	8.0	v	
Port G LOW-level input voltage	VIL1		0	-	0.3V _{DD}	v	
HOLD LOW-level input voltage	VIL2		0	-	0.4V _{DD}	v	
SNS LOW-level input voltage	Vila		0	-	1.3	v	
Port A LOW-level input voltage	VIL4		0	-	0.2Vpp	V	
Ports E and F LOW-level input voltage	VIL5		0	-	0.3V _{DD}	v	
XIN input frequency	fin1	V _{IN} = 0.5 to 1.5 V	4.0	4.5	5.0	MHz	
		$V_{IN} = 0.1$ to 1.5 V, $V_{DD} = 4.5$ to 5.5 V	10	-	130	MLI7	
rwinn input nequency	TIN2	$V_{IN} = 0.15$ to 1.5 V, $V_{DD} = 4.5$ to 5.5 V	10	-	150	WITZ	
AMIN input frequency (low range)	finis	$V_{IN} = 0.1$ to 1.5 V, $V_{DD} = 4.5$ to 5.5 V	0.5	-	10	MHz	
AMIN input frequency (high range)	fina	$V_{IN} = 0.1$ to 1.5 V, $V_{DD} = 4.5$ to 5.5 V	2.0	-	40	MHz	
HCTR input frequency	fins	$V_{IN} = 0.1$ to 1.5 V, $V_{DD} = 4.5$ to 5.5 V	0.4	_	12	MHz	
XIN rms input amplitude	Vint		0.5	-	1.5	v	
FMIN rms input amplitude	VIN2		0.1	_	1.5	v	
AMIN rms input amplitude	Vina		0.1	-	1.5	v	
HCTR rms input amplitude	VIN4		0.1	-	1.5	v	
ADI input voltage range	Vins		0	-	VDD	v	
SNS reject pulsewidth	Prej		· _	-	50	μs	
Standby threshold voltage	Vdet		2.7	3.0	3.3	v	
HOLD, ADI, SNS and port G HIGH-level input current	lin1	V _{IN} = 5.5 V	_	-	3.0	μА	
Ports A, E and F HIGH-level input current	Іін2	Ports E and F are high impedance, port A has no R _{PD} , V _{IN} = V _{DD}	-		3.0	μA	
XIN HIGH-level input current	Іінз	$V_{IN} = V_{DD} = 5.0 V$	2	5	15	μA	
FMIN, AMIN and HCTR HIGH-level input current	11114	$V_{IN} = V_{DD} = 5.0 V$	4	10	30	μА	

Port A HIGH-level input current	lihs	port A has R _{PD}	-	50	-	μΑ
AIN HIGH-level input current	Іінб	$V_{IN} = V_{DD}$		0.01	10.00	nA

No.3802-7/16

;

Parameter	Sur-h-1	Canditia-		11-14			
Parameter	Symbol	LONDITION	min	typ	max		
HOLD, ADI, SNS and port G LOW-level input current	liLi	V _{IN} = Vss	-	-	3.0	μА	
Ports A, E and F LOW-level input current	lı∟₂	Ports E and F are high impedance, port A has no R_{PD} , $V_{IN} = V_{SS}$	-	_	3.0	μΑ	
XIN LOW-level input current	hLa	VIN = VSS	2	5	15	μΑ	
FMIN, AMIN and HCTR LOW-level input current	liL4	Vin = Vss	4	10	30	μА	
AIN LOW-level input current	l _{IL5}	V _{IN} = V _{SS}	-	0.01	10.0	nA	
Port A input voltage	Vif	Port A is high impedance	_	-	0.05V _{DD}	v	
Port A pull-down resistance	R _{PD}	$V_{DD} = 5 V$	75	100	200	kΩ	
EO output leakage current	OFFH1	$V_0 = V_{D0}$	_	0.01	10.0	nA	
Ports B, C, E and F output leakage current	IOFFH2	$V_0 = V_{DD}$	-	-	3.0	μA	
Port H output leakage current	1 _{OFFH3}	$V_0 = 13 V$		-	5.0	μA	
AOUT output leakage current	IOFFH4	V ₀ = 13 V	-	-	1.0	μA	
EO output leakage current	OFFL1	V ₀ = V _{SS}	-	0.01	10.0	nA	
Ports B, C, E and F output leakage current	OFFL2	Vo = Vss	-	-	3.0	μA	
Ports B and C HIGH-level output voltage	V _{0H1}	I ₀ = 1 mA	V _{DD} - 2.0	V _{DD} - 1.0	$V_{DD} - 0.5$	V	
Ports E and F HIGH-level output voltage	V _{0H2}	lo = 1 mA	V _{DD} - 1.0	-	-	v	
EO HIGH-level output voltage	V _{OH3}	l ₀ = 500 μA	V _{DD} - 1.0	-	-	v	
XOUT HIGH-level output voltage	V _{OH4}	l ₀ = 200 μA	V _{DD} - 1.0	-	-	٧	
S1 to S23 HIGH-level output voltage	V _{OH5}	$l_0 = -0.1 \text{ mA}$	V _{DD} - 1.0	-	-	v	
COM1 and COM2 HIGH-level output voltage	Vоне	l ₀ = 25 μA	V _{DD} - 0.75	-	-	v	
Ports B and C LOW-level output voltage	Voli	lc = 50 μΑ	0.5	1.0	2.0	v	
Ports E and F LOW-level output voltage	V _{DL2}	lo = 1 mA	-	-	1.0	v	
EO LOW-level output voltage	V _{OL3}	I ₀ = 500 μA	-	_	1.0	V	
XOUT LOW-level output voltage	VOL4	i ₀ = 200 μA	-	-	1.0	٧	
S1 to S23 LOW-level output voltage	V _{OL5}	la = 0.1 mA	_	_	1.0	v	
AOUT LOW-level output voltage	VDL6	$i_0 = 5 mA_i$ AIN = 1.3 V		-	0.5	v	
COM1 and COM2 LOW-level output voltage	VOL7	l ₀ = 25 μΑ	0.3	0.5	0.75	v	
Port H LOW-level output voltage	Vola	$l_0 = 5 \text{ mA}$	0.75	-	2.0	v	

.

Port H LOW-level output voltage	Vola	l _o = 5 mA	0.75	-	2.0	V
COM1 and COM2 mid-level output voltage	V _{M1}	$V_{DD} = 5 V, I_0 = 20 \mu A$	2.0	2.5	3.0	v

No.3802-8/16

LC72	33
------	----

Demoster	Sumbol	Canditian			llat		
r aranıştar	Symbol	r condition	min	typ	max		
A/D converter error	ε	V _{DD} = 4.5 to 5.5 V	- 1/2	-	1/2	lsb	
Supply current	IDD1	f _{in} = 130 MHz, V _{DD} = 4.5 to 5.5 V	_	15	20	mA	
		PLL halted, t _{cyc} = 2.67 μs		1.5	_		
Hold-mode supply current	IDD2	PLL halted, t _{eye} = 13.33 μs, V _{DD} = 3.5 to 5.5 V	-	1.0	-	mA	
		PLL halted, $t_{cyc} = 40.00 \ \mu$ s, $V_{DD} = 3.5 \ to \ 5.5 \ V$	_	0.7	-		
Standhu mada ayanlı ayanat		$V_{DD} = 5.5 V$, oscillator halted, $T_a = 25 deg$. C	-	-	5		
Standby-mode supply current		$V_{DD} = 2.5 V$, oscillator halted, $T_a = 25 deg$. C	-	-	1	μ α	

Measurement Circuits

Hold mode



Notes

- Ports E and F are selected as output ports.
 Ports A to H, S1 to S23, COM1 and COM2 are open.

Standby mode

.



Note Ports A to H, S1 to S23, COM1 and COM2 are open.

No.3802-9/16

.

FUNCTIONAL DESCRIPTION

LCD Driver

The LC7233 can drive LCD segments. The LCP and LCD instructions transfer data to the LCD outputs. The LCD instruction transfers data directly to the LCD outputs. The LCP instruction converts data to 7-segment format before transfer to the outputs.

S1 to S23 are the driver outputs. The LCD frame rate is 100 Hz with a 50% duty cycle. After reset or power-up, a blank signal is present on all outputs. In standby mode, all outputs are LOW. They can be used as general-purpose outputs if the appropriate mask option is selected.

COM1 and COM2 are the LCD common driver outputs. Output drive is 50% duty with 50% bias. Upon reset or after power-up, the normal drive signals are present on these outputs. In standby mode, all outputs are LOW.

Frequency Counter

Frequency measurement is performed at the HCTR input by the 20-bit universal counter. The input frequency range is 0.4 to 12 MHz, which is used for measuring AM and FM IF frequencies. Capacitive coupling should be used.

Phase-locked Loop

The FMIN or AMIN input signal is divided down by a programmable divider, and then compared with the crystal frequency, which is also divided down using 14 selectable ratios. The phase difference between the two signals is measured using a phase detector and output on EO.

FMIN is the input pin for the FM VCO input signal. The input frequency range is 10 to 130 MHz. Capacitive coupling should be used.

AMIN is the AM VCO input. The bandwidth is adjustable in two ranges by using the PLL instruction--HIGH (2 to 40 MHz) for the SW band, and LOW (0.5 to 10 MHz), for the LW and MW bands. Capacitive coupling should be used.

input/Output Ports

Port A

This input port has a low switching threshold, which is used for keypad matrix inputs. Pull-down resistors for all pins are available as a mask option. Note that either all or none of the pins should have pull-down resistors. In standby mode, inputs are ignored.

Ports B and C

These output ports have unbalanced CMOS outputs which are used as keypad matrix scan outputs. Upon reset, outputs are set LOW, and in standby mode, outputs are high impedance. The outputs can be short-circuited.

Port E

The transfer direction of this input/output port is selected automatically under software control. When an input instruction (IN, TPT, or TPF) is executed, port E is configured for input operation, and an output instruction (OUT, SPB or RPB), for output operation. Upon reset, all pins become inputs. In standby mode, the output drivers are high impedance and the input signals are ignored. All bits should either be inputs or outputs.

The transfer direction of this input/output port is selected by the FPC instruction. Each pin of this port can be set independently to be an input or output. Upon reset, all pins become inputs. In standby mode, the output drivers are high impedance and the input signals are ignored.

No.3802-10/16

Port G

This is an input port only. In standby mode, inputs are ignored.

Port H

These output ports are high-voltage, n-channel open-drain drivers, which are used for switching power supplies. Upon reset and in standby mode, outputs are high impedance. Port H can also be configured as the output of DACI and DAC2.

A/D Converter

The A/D converter is a 6-bit successive approximation type. The conversion cycle time is 1.28 ms. Full-scale output data is 3FH for an input of $V_{DD} \times (63/96)$.

Power-fail Detection

When connected to the supply, SNS is used as a power-fail detector. SNS can also be used as a standard input port.

Crystal Oscillator

The master crystal oscillator, which has a feedback resistor on-chip, requires only the connection of a 4.5 MHz crystal.

Low-power Modes

Hold mode

When the hold-mode control pin, HOLD, is driven LOW and the HOLDEN (hold enable) flip-flop has previously been set by an SS instruction, the LC7233 enters hold mode.

HOLD has a high-voltage input ($V_{IH}(max) = 8.0$ V) which can be connected directly to the power supply.

Standby mode

When the LC7233 is in hold mode and HOLD is LOW, standby mode can be set by the CKSTP instruction.

Test Pins

Rn () ()n

Two device test pins are provided-TEST1 and TEST2. These should either be tied to Vss or left open.

INSTRUCTION SET

ADDR	Program memory address [12 bits]
b	Borrow
В	Bank number [2 bits]
С	Carry
DH	Data memory address high-order bits (row address) [2 bits]
DL	Data memory address low-order bits (column address) [4 bits]
I	Immediate data [4 bits]
М	Data memory address
Ν	Bit position [4 bits]
Pn	Port number [4 bits]
_	

Ceneral register (Dank Corr to Criti)	
Register number [4 bits]	
Contents of register or memory	
Contents of bit N of register or memory	

No.3802-11/16

	Ора	rand								Ins	Instruction format													
Macmonic	1st	2 md	Operation	D15	D14	D13	D12	D11	D10	D9	Dð	D	7 0	76	D5	04	03	D2	6	D1	DO	NGCAGON	Description	Skip comproon
									•		_	•••		Add	instru	ctions							· · · · · · · · · · · · · · · · · · ·	
AD	T	м	Add M to r	0	1	0	0	0	o	рн				DL				F	 7.0			r ← (r) + (M)	Adds the contents of M to the contents of r and stores the result in r	
ADS	r	м	Add M to rand skep if carry	0	1	0	D	0	1	DH				DL				F	— 1п			r ← (r) + (M), skip if carry	Adds the contents of M to the contents of r and stores the result in r. Skips if a carry is generated	Carry
AC	r	м	Add M to r with carry	0	1	0	0	1	o	ОН			DL				Rn					τ ← (r) + (M) + C	Adds the contents of M to the contents of r and C and stores the result in r	
ACS	r	м	Add M to r with carry and skip if carry	0	1	0	O	1	1	рн				DL				F	łn			r ← (r) + (M) + C, skép if carny	Adds the content of M to the contents of r and C and stores the result in r. Skips if a carry is generated	Carry
AI	м	1	Add I to M	0	1	0	1	O	0	DH				DL					1			M ← (M) + I	Adds the immediate data to the contents of M and stores the result in M	
AIS	м	1	Add I to M and skep if carry	0	1	0	1	0	1	DH				DL				_	I			M ← (M) + I, skip if carny	Adds the immediate data to the contents of M and stores the result in M. Skips if a carry is generated	Carry
AIC	м	1	Add I to M with carry	0	1	0	1	1	0	рн			. DL			1					M ← (M) + I + C	Adds the immediate data to the contents of M and C and stores the result in M		
AICS	м	1	Adid I to M with carry and skip it carry	0	1	0	1	1	1	рн				ÐL				-	1			M ← (M) + I + C, skip il carry	Adds the immediate data to the contents of M and C and stores the result in M. Skips if a carry is generated	Carry
	_												;	Subtrac	t inst	bructia r	5							
SU	r	м	Subtract M from r	0	1	1	0	0	0	БН				DL				F	Rn			r ← (r) – (M) skip if carry	Subtracts the contents of M from the contents of ${\bf r}$ and stores the result in ${\bf r}$	
SUS	r	м	Subtract M from r and skip if borrow	O	1	1	0	O	1	DH				DL				F	۲n			r <· (r) · (M), skip if borrow	Subtracts the contents of M from the contents of r and stores the result in r. Skips if a borrow is generated	Barrow
S8	r	м	Subtract M from r with borrow	0	1	1	0	1	0	рн				DL				F	łn			r ← (r) – (M) – b	Subtracts the contents of M from the contents of r with borrow and stores the result in r	
SBS	r	м	Subtract M from r with borrow and skip if borrow	0	1	t	0	1	1	DH				DL				F	Rn			r ← (r) – (M) – b, skip ří borrow	Subtracts the contents of M from the contents of r with borrow and stores the result in r. Skips if a borrow is generated	Barraw
SI	м	I	Subtract I from M	0	1	1	1	O	0	DH				DL		-			1			M ← (M) - I	Subtracts the immediate data from the contents of ${\rm M}$ and stores the result in ${\rm M}$	
SIS	м	t	Subtract I from M and skip if borrow	0	1	1	1	٥	1	DH			DL			I					M ← (M) – t, skip if borrow	Subtracts the immediate data from the contents of M and stores the result in M. Skips it a borrow is generated	Borrow	
SIB	м	I	Subtract 1 from M with borrow	0	1	1	1	1	0	DH			DL				I					'M ← (M) – I ~ b	Subtracts the immediate data from the contents of M with borrow and stores the result in M	

[······································	<u> </u>															Т			
Mnemonia		2 and	Operation	D15	1114	013	B12		D10			B7 D6	ns	D4					_	Notation	Description	Skip condition
SIBS	м	1	Subtract I from M with borrow and skip if borrow	0	1	1	1	1	1	D H		DE								Mi∢∘ (M) ∘ I∘∘b,skip fborrow	Subtracts the immediate data from the contents of M with borrow and stores the result in M. Skips if a borrow is generated	Borrow
			• • • •									Cam	are ins	structio	ins							•
SEQ	r	м	Skip if r equals M	0	0	0	0	0	1	DH		D	L				Rn	-	((r) (M), skip if zero	Compares the contents of r and M and skips if they are equal	(r) = (Mi)
SGE	r	м	Skip if r is greater than or equal to M	0	C	o	o	1	1	DH		D	L				Rn		() ()	(r) – (M),skip if ir) ≥ (M)	Compares the contents of r and M and skips if r is greater than or equal to M	(r) ≥ (M)
SEQI	м	ı	Skip if M equals I	0	o	1	1	o	1	DH		Ð	L				ı		0	M) - 1, skip if zero	Compares the immediate data to the contents of M and skips if they are equal	(M) – I ≖ 0
SGEI	м	I	Skip if M is greater than or equal to I	O	0	1	1	1	1	DH		D	L				1		(l	M)– I, skip rf (M)≥ I	Compares the contents of M with the immediate data and skips if M is greater than or equal to 1	(M)≳I
	Logic erithmetic instructions																					
AND	м	I	AND I with M	0	0	1	. 1	0	٥	DH		Di	L				I		N	¥ ← (M) - I	Calculates the logic-AND of the immediate data and the contents of M and stores the result in M	
OR	м	I	OR I with M	0	0	1	1	1	٥	Он		Đ	L				ı		M	Wi∢- (M) + I	Calculates the logic-OR of the immediate data and the contents of M and stores the result in M	
EXL	ſ	M	Exclusive-OR M with r	0	0	1	0	0	0	OH		D	L				Rn		,	← (r) opius (M)	Calculates the logic-XOR of the contents of r and M, and stores the result in r	
											•	Load an	d store	instru	ctions							
LD	r	м	Load M into r	1	0	0	0	. 0	0	DH		D	L				8n		r	· ← (M)	Moves the contents of M to r	
ST	M	r	Store r in M	1	0	Ċ	Ó	0	1	DH		D	L				Rn		N	VI <− (r)	Moves the contents of a M	
MVRD	r	м	Move M to M addressed by Rn	1	o	0	0	1	0	DH		D	L				Rn		[((DH, Rn] ← (M)	Moves the contents of M to the address referenced by DH and An	
MVRS	м	1	Move M addressed by Rn to M	1	0	0	0	1	1	DH	T	D					Rn		λ	¥ ← (DH, Rn)	Moves the contents of the memory location referenced by DH and Rn to M	
MVSR	M1	M2	Move M to M	1	0	o	1	0	O	DH		DL	-1			1	DL2		U	[DH.DL1] ← [DH.DL2]	Moves the contents of memory location 2 to memory location 1	
MM	м	I	Move I to M	1	0	0	1	0	1	DH		D	L				I		N	Mt ← 1	Moves the immediate data to M	
РЦ	м	r	Load M to PLL registers	1	0	0	1	1	٥	DH		D	L		Rn					PL1.r ← (M)	Moves the contents of M to the PLL registers	

	Upe	rand	Gamatian							10	ເຮັບແຕ່ມີຊ		at				_			Natation	Description	Ship apprehiting
. Maneth Othe	1st	2 nd	Оретация	D15	D14	D13	D12	D 11	D10	D9	D8	07	D5	D5	-04	03	DŽ	D1	00		Description	and control
													8it	test ins	structio)#\$						
тит	м	N	Test bits of M and skip if true	1	0	1	o	D	1	D	н		0)L			N			Skópif M(N) ≖all 1	Tests the bits of memory location M specified by N. Skips if all bits are logic 1	All bits specified = 1
TMF	м	N	Test bits of M and skip if talse	1	0	1	0	1	1	D	н		0	L			N			Skip if M(N) = all O	Tests the bits of memory location M specified by N. Skips if all bits are logic O	All bits specified = 0
											_	nuL	ip and	subrae	tine in	structions	5					
JMP	AD	DR	Jump to address	1	0	1	1					ļ	ADDR (12 bits;)					$PC \leftarrow ADDR$	Jumps to the address specified by ADDR	
CAL	ADDR		Call subroutine	1	1	0	O					,	ADDR (12 bits;)					Stack \leftarrow (PC) + 1, PC \leftarrow ADDR	Jumps to the subroutine specified by ADOR	
RT			Return from subroutine	1	1	O	١	0	1	0	0	0	0	Ó	0	0	0	0	0	PC ← stack	Returns from a subroutine	
													Flag	test in	structi	0.055						
ΤТΜ	N		Test timer flip-flop	1	1	0	1	٥	1	1	0	٥	0	0	O		N			Skip if timer F/F ≈ 0	Tests the timer flip-flop and skips if zero	Timer F/F = 0
TUL	N		Test PLL flip-flop	1	1	Q	1	٥	1	1	1	a	0	0	0		N			Skip if PLL F/F = 0	Tests the PLL-unlocked flip-flop and skips if zero	PLL F/F = 0
	Status register test and set instructions																					
SS	N		Set status register bits	1	1	0	1	1	1	0	0	0	0	0	0	N				(Status register 1) N ← 1	Sets the bits of the status register specified by N	
RS	N		Reset status register bits	1	1	0	1	1	1	0	1	0	0	٥	Q		N			(Status register 1) $N \leftarrow 0$	Resets the bits of the status register specified by N	
TST	N		Test status register bits and skip if true	1	1	0	1	1	1	1	0	0	0	O	0		N			Skip if (status register 2) N = all 1	Tests the bits of status register 2 specified by N. Skips if all bits are 1	All bits specified = 1
TSF	N		Test status register bits and skip if false	1	1	C	1	1	1	1	1	0	0	0	0		N			Skip if (status register 2) N = all 0	Tests the bits of status register 2 specified by N. Skips if all bits are 0	All bits specified = 0
					-								Bank	select	înstruc	tion						
BANK	B		Select bank	1	1	0	1	0	0	e		0	0	٥	0	0	0	0	0	BANK ← B	Selects one of four memory banks	
					_								input/	tuqtao	instruc	tions						
LCD	м	I	Move data to LCD segments	1	1	1	0	0	0	D	н		0	IL			DIG	IT		lcd (Digit) ← I	Loads the immediate data directly to the LCD driver	
LCP	м	I	Move 7-segment data lo LCD	1	1	1	0	0	1	D	н		C	IL			DIG	IT		lcd (digit) ← pla (-)	Converts the immediate data to 7-segment format using a PLA linen transfers it to the LCD driver	
IN	м	Pn	Move port data to M	1	1	1	٥	1	0	D	H		DL P M ← (port (Pn))								Moves the data from input port Pn to M	

No.3802-14/16

	Ope	rand	Depenting		Instruction format													Description	Shin condition :				
MACTIONS	1st	2 md	Operation	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4		23	D2	D1	80	- HUGODI	Jeschputh	akip Gonacian
OUT	м	Pn	Move data to port	1	1	1	o	1	1	,	ЭН			DL				1	,		(Port (Pn)) ← M	Moves the contents of memory location M to port Pn	
SPB	Pn	N	Set port bits	1	1	1	1	o	O	0	O			Р				,	N		(Port (Pn)) N «- 1	Sets the bits of port Pn, specified by N, to logic 1	
RP8	Pn	N	Reset port bits	1	1	1	1	0	1	0	1			Р				ľ	N		(Port (Pn)) N ← 0	Sets the bits of port \ensuremath{Pn} , specified by N, to logic 0	
трт	Pn	N	Test bits of port and skip if Irue	1	1	1	1	1	0	1	٥			P					N		Skip if (port (Pn)) N = all t	Tests the bits of port Pn specified by N. Skips if all bits are logic 1	All bits specified = 1
TPF	Pn	N	Test bits of port and skip if fatse	1	1	1	1	1	ſ	1	1			P				,	•		Skāpirf (port (P∩) N = atū ū	Tests the bits of port Pri specified by N. Skips if all bits are logic 0	All bits specified = 0
	Universal counter instructions																						
UCS	I		Set UCCW1	0	0	٥	0	0	0	o	1	0	0	0	0						UCCW1 ← 1	Sets the universal counter flag 1	
UCC	1		Set UCCW2	0	0	Û	0	0	Û	1	1	0	0	0	0			I			UCCW2 ← 1	Sets the universal counter flag 2	
													Miscel	laneous	: instri	uction	5						
FPC	N		Port F direction control	D	٥	Ð	1	0	Û	0	0	Û	0	0	0			N	4		FPC latch «- N	Defines the direction of individual pins of port F. If a bit in the port F direction register is set by FPC, the corresponding pin of port F becomes an output.	
CKSTP			Stop clock	D	0	Û	1	Û	0	0	1	0	0	0	0		0	0	Û	0	Stop clock if $\overline{HOLD} = 0$	Stops the processor clock if $\overline{HOLD} = 0$	
DAC	I		Move data to DAC registers	0	0	Ó	0	0	0	1	0	0	0	٥	0						DAC _r ← I	Loads the immediate data to the DAC registers	
NOP			No operation	0	0	0	0	0	0	0	0	0	0	0	0							No operation	

LC7	233
-----	-----

MASK OPTIONS

Parameter	Options
Watchdog timer (WDT)	Yes
watchoog unier (wort)	No
Pull-down registers on port A (the keyped matrix input port)	Yes
rundown resistors on port A (the keypad mathx hiput port)	No
	2.67 μs
Instruction cycle time	13.33 µs
	40.00 μs
St to S22 configuration	LCD driver output port
	General-purpose output port

DEVELOPMENT SYSTEM

.

The LC7233 development environment is shown in figure 1. It uses an LC72EV32 evaluation chip mounted on a TB-72EV32 target board and a multifunctional emulator (RE32), which is controlled by a personal computer, to provide full debugging facilities.



Figure 1. Development system

No.3802-16/16