



## Quad SPST JFET Analog Switches

### LF11331, LF13331 4 Normally Open Switches with Disable

**LF11332, LF13332 4 Normally Closed Switches with Disable**

**LF11333, LF13333 2 Normally Closed Switches and 2 Normally Open Switches with Disable**

### LF11201, LF13201 4 Normally Closed Switches

**LF11202, LF13202 4 Normally Open Switches**

## General Description


These devices are a monolithic combination of bipolar and JFET technology producing the industry's first one chip quad JFET switch. A unique circuit technique is employed to maintain a constant resistance over the analog voltage range of  $\pm 10V$ . The input is designed to operate from minimum TTL levels, and switch operation also ensures a break-before-make action.

These devices operate from  $\pm 15\text{V}$  supplies and swing a  $\pm 10\text{V}$  analog signal. The JFET switches are designed for applications where a dc to medium frequency analog signal needs to be controlled.

## Features


- Analog signals are not loaded
- Constant "ON" resistance for signals up to  $\pm 10\text{V}$  and 100 kHz
- Pin compatible with CMOS switches with the advantage of blow out free handling
- Small signal analog signals to 50 MHz
- Break-before-make action  $t_{\text{OFF}} < t_{\text{ON}}$
- High open switch isolation at 1.0 MHz -50 dB
- Low leakage in "OFF" state  $< 1.0 \text{ nA}$
- TTL, DTL, RTL compatibility
- Single disable pin opens all switches in package on LF11331, LF11332, LF11333
- LF11201 is pin compatible with DG201

### Test Circuit and Schematic Diagram



**FIGURE 1. Typical Circuit for One Switch**

TL/H/5667-2



**FIGURE 2. Schematic Diagram (Normally Open)**

TL/H/5667-12

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 1)

Supply Voltage ( $V_{CC} - V_{EE}$ )	36V
Reference Voltage	$V_{EE} \leq V_R \leq V_{CC}$
Logic Input Voltage	$V_R - 4.0V \leq V_{IN} \leq V_R + 6.0V$
Analog Voltage	$V_{EE} \leq V_A \leq V_{CC} + 6V$ ; $V_A \leq V_{EE} + 36V$
Analog Current	$ I_A  < 20 \text{ mA}$

Power Dissipation (Note 2)

Molded DIP (N Suffix)	500 mW
Cavity DIP (D Suffix)	900 mW

Operating Temperature Range

LF11201, 2 and LF11331, 2, 3	-55°C to +125°C
LF13201, 2 and LF13331, 2, 3	0°C to +70°C

Storage Temperature

-65°C to +150°C

Soldering Information

N and D Package (10 sec.)	300°C
SO Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

## Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	LF11331/2/3 LF11201/2			LF13331/2/3 LF13201/2			Units
			Min	Typ	Max	Min	Typ	Max	
$R_{ON}$	"ON" Resistance	$V_A = 0, I_D = 1 \text{ mA}$ $T_A = 25^\circ\text{C}$		150	200		150	250	$\Omega$
$R_{ON \text{ Match}}$	"ON" Resistance Matching	$T_A = 25^\circ\text{C}$		200	300		200	350	$\Omega$
$V_A$	Analog Range			5	20		10	50	$\Omega$
$I_{S(ON)} + I_{D(ON)}$	Leakage Current in "ON" Condition	Switch "ON," $V_S = V_D = \pm 10V$ $T_A = 25^\circ\text{C}$	$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		V
$I_{S(OFF)}$	Source Current in "OFF" Condition	Switch "OFF," $V_S = +10V$ , $V_D = -10V$ $T_A = 25^\circ\text{C}$		0.3	5		0.3	10	nA
$I_{D(OFF)}$	Drain Current in "OFF" Condition	Switch "OFF," $V_S = +10V$ , $V_D = -10V$ $T_A = 25^\circ\text{C}$		3	100		3	30	nA
$V_{INH}$	Logical "1" Input Voltage		2.0			2.0			V
$V_{INL}$	Logical "0" Input Voltage			0.8			0.8		V
$I_{INH}$	Logical "1" Input Current	$V_{IN} = 5V$ $T_A = 25^\circ\text{C}$		3.6	10		3.6	40	$\mu\text{A}$
$I_{INL}$	Logical "0" Input Current	$V_{IN} = 0.8$ $T_A = 25^\circ\text{C}$		25	0.1		100	0.1	$\mu\text{A}$
$t_{ON}$	Delay Time "ON"	$V_S = \pm 10V$ , (Figure 3) $T_A = 25^\circ\text{C}$		500			500		ns
$t_{OFF}$	Delay Time "OFF"	$V_S = \pm 10V$ , (Figure 3) $T_A = 25^\circ\text{C}$		90			90		ns
$t_{ON} - t_{OFF}$	Break-Before-Make	$V_S = \pm 10V$ , (Figure 3) $T_A = 25^\circ\text{C}$		80			80		ns
$C_{S(OFF)}$	Source Capacitance	Switch "OFF," $V_S = \pm 10V$ $T_A = 25^\circ\text{C}$		4.0			4.0		pF
$C_{D(OFF)}$	Drain Capacitance	Switch "OFF," $V_D = \pm 10V$ $T_A = 25^\circ\text{C}$		3.0			3.0		pF
$C_{S(ON)} + C_{D(ON)}$	Active Source and Drain Capacitance	Switch "ON," $V_S = V_D = 0V$ $T_A = 25^\circ\text{C}$		5.0			5.0		pF
$I_{SO(OFF)}$	"OFF" Isolation	(Figure 4), (Note 4) $T_A = 25^\circ\text{C}$	-50			-50			dB
CT	Crosstalk	(Figure 4), (Note 4) $T_A = 25^\circ\text{C}$	-65			-65			dB
SR	Analog Slew Rate	(Note 5) $T_A = 25^\circ\text{C}$		50			50		V/ $\mu\text{s}$
$I_{DIS}$	Disable Current	(Figure 5), (Note 6) $T_A = 25^\circ\text{C}$		0.4	1.0		0.6	1.5	mA
				0.6	1.5		0.9	2.3	mA
$I_{EE}$	Negative Supply Current	All Switches "OFF," $V_S = \pm 10V$ $T_A = 25^\circ\text{C}$		3.0	5.0		4.3	7.0	mA
$I_R$	Reference Supply Current	All Switches "OFF," $V_S = \pm 10V$ $T_A = 25^\circ\text{C}$		4.2	7.5		6.0	10.5	mA
$I_{CC}$	Positive Supply Current	All Switches "OFF," $V_S = \pm 10V$ $T_A = 25^\circ\text{C}$		2.0	4.0		2.7	5.0	mA
				2.8	6.0		3.8	7.5	mA
				4.5	6.0		7.0	9.0	mA
				6.3	9.0		9.8	13.5	mA

Note 1: Refer to RETSF11201X, RETSF11331X, RETSF11332X and RETSF11333X for military specifications.

Note 2: For operating at high temperature the molded DIP products must be derated based on a +100°C maximum junction temperature and a thermal resistance of +150°C/W, devices in the cavity DIP are based on a +150°C maximum junction temperature and are derated at  $\pm 100^\circ\text{C/W}$ .

Note 3: Unless otherwise specified,  $V_{CC} = +15V$ ,  $V_{EE} = -15V$ ,  $V_R = 0V$ , and limits apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for the LF11331/2/3 and the LF11201/2,  $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  for the LF13331/2/3 and the LF13201/2.

Note 4: These parameters are limited by the pin to pin capacitance of the package.

Note 5: This is the analog signal slew rate above which the signal is distorted as a result of finite internal slew rates.

Note 6: All switches in the device are turned "OFF" by saturating a transistor at the disable node as shown in Figure 5. The delay time will be approximately equal to the  $t_{ON}$  or  $t_{OFF}$  plus the delay introduced by the external transistor.

Note 7: This graph indicates the analog current at which 1% of the analog current is lost when the drain is positive with respect to the source.

Note 8:  $\theta_{JA}$  (Typical) Thermal Resistance


Molded DIP (N) 85°C/W

Cavity DIP (D) 100°C/W

Small Outline (M) 105°C/W


# **Connection Diagrams** (Top View for SO and Dual-In-Line Packages) (All Switches Shown are For Logical "0")

**LF11331/LF13331**




TL/H/5667-1

**LF11332/LF13332**




TL/H/5667-13

**LF11333/LF13333**




TL/H/5667-14

**LF11201/LF13201**



TL/H/5667-15

**LF11202/LF13202**



TL/H/5667-16


Order Number LF13201D, LF11201D, LF11201D/883, LF13202D, LF11202D, LF11202D/883, LF13331D, LF11331D, LF11331D/883, LF13332D, LF11332D, LF11332D/883, LF13333D, LF11333D or LH11333D/883  
See NS Package Number D16C

Order Number LF13201M, LF13202M, LF13331M, LF13332M or LF13333M  
See NS Package Number M16A

Order Number LF13201N, LF13202N, LF13331N, LF13332N or LF13333N  
See NS Package Number N16A


## Test Circuit and Typical Performance Curves

### Delay Time, Rise Time, Settling Time, and Switching Transients




TL/H/5667-3

## Additional Test Circuits



















**FIGURE 3.  $t_{ON}$ ,  $t_{OFF}$  Test Circuit and Waveforms for a Normally Open Switch**



**FIGURE 4. "OFF" Isolation, Crosstalk, Small Signal Response**

TL/H/5667-4


## Typical Performance Characteristics






## Typical Applications


### Sample and Hold with Reset




### Programmable Inverting Non-Inverting Operational Amplifier




## Programmable Gain Operational Amplifier




# **Typical Applications (Continued)** **Demultiplexer**



## **Multiplexer/Mixer**



**8-Channel Analog Commutator with 6-Channel Select Logic**









## Typical Applications (Continued)

### Programmable Integrator with Reset and Hold



### Staircase Transfer Function Operational Amplifier



The diagram illustrates a PLL system divided into two main sections: the **MODULATOR** and the **DEMODULATOR**.

**MODULATOR Section:**

- Input:** An input signal  $V_m$  is applied to the non-inverting input (+) of the first LM101A op-amp.
- Op-amp Configuration:** The first LM101A has its inverting input (-) connected to its output and a feedback capacitor of  $30\text{ pF}$ . The second LM101A has its inverting input (-) connected to its output and a feedback capacitor of  $30\text{ pF}$ . Its non-inverting input (+) is connected to ground through a  $500\text{ }\Omega$  resistor.
- Output Stages:** The outputs of the LM101A op-amps are connected to the inputs of two 4-to-1 multiplexers, LF11231. Each multiplexer has a  $100\text{ }\Omega$  resistor in series with its input and a  $0.02\text{ }\mu\text{F}$  capacitor to ground.
- Control Signals:** Two square wave control signals are applied to the select inputs of the multiplexers.

**DEMODULATOR Section:**

- Input:** The output of the modulator section is connected to the inputs of a second set of two 4-to-1 multiplexers, LF11231.
- Control Signals:** Two square wave control signals, identical to those in the modulator section, are applied to the select inputs of these multiplexers.
- Output:** The outputs of the demodulator multiplexers are connected to a load, represented by a resistor and a capacitor in parallel, and the output voltage is labeled  $V_{out}$ .

8-38