
30 pA

106 dB





LF155/LF156/LF157 Series Monoiithic JFET Input Operational Amplifiers

LF155, LF155A, LF255, LF355, LF355A, LF355B Low Supply Current LF156, LF156A, LF256, LF356, LF356A, LF356B Wide Band LF157, LF157A, LF257, LF357, LF357A, LF357B Wide Band Decompensated (A_{VMIN}=5) General Description

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BI-FETTM Technology). These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or commonde rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

Advantages

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

- Photocell amplifiers
- Sample and Hold circuits

Common Features

(LF155A, LF156A, LF157A)

Low input bias current


■ Low Input Offset Current	3 pA
☐ High input impedance	$10^{12}\Omega$
■ Low input offset voltage	1 mV
Low input offset voltage temp. drift	3 μV/°C
■ Low input noise current	0.01 pA/√Hz
□ High common-mode rejection ratio	100 dB

Uncommon Features

Large dc voltage gain

		LF155A	LF156A	LF157A (A _V =5)	Units
73	Extremely fast settling time to 0.01%	4	1.5	1.5	μs
	Fast slew	_			
	rate	5	12	50	V/μs
0	Wide gain bandwidth	2.5	5	20	MHz
0	Low input noise voltage	20	12	12	nV/√ Hz

Simplified Schematic



*3 pF in LF157 series.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 8)

(Note o)	LF155A/6A/7A	LF155/6/7	LF355B/6B/7B LF255/6/7	LF355/6/7 LF355A/6A/7A
Supply Voltage	±22V	± 22V	± 22V	± 18V
Differential Input Voltage	±40V	±40V	±40V	±30V
Input Voltage Range (Note 2)	±20V	±20V	±20V	± 16V
Output Short Circuit Duration	Continuous	Continuous	Continuous	Continuous
T _{IMAX} H-Package N-Package J-Package M-Package	150°C	150°C 150°C	115°C 100°C 115°C 100°C	115°C 100°C 115°C 100°C
Power Dissipation at T _A = 25°C (Notes 1 an	d 9)			
H-Package (Still Air)	560 mW	560 mW	400 mW	400 mW
H-Package (400 LF/Min Air Flow)	1200 mW	1200 mW	1000 mW	1000 mW
N-Package			670 mW	670 mW
J-Package		1260 mW	900 mW	900 mW
M-Package			380 mW	380 mW
Thermal Resistance (Typical) θ_{JA}				
H-Package (Still Air)	225°C/W	225°C/W	225°C/W	225°C/W
H-Package (400 LF/Min Air Flow)	90°C/W	90°C/W	90°C/W 130°C/W	90°C/W 130°C/W
N-Package J-Package		100°C/W	100°C/W	100°C/W
M-Package		100 07 **	195°C/W	195°C/W
(Typical) θ_{JC}			100 07 11	100 07 11
H-Package (Still Air)	23°C/W	23°C/W	23°C/W	23°C/W
H-Package (400 LF/Min Air Flow)	10°C/W	10°C/W	10°C/W	10°C/W
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temp. (Soldering, 10 sec.) Metal Can	300°C	300°C	300°C	300°C
Lead Temp. (Soldering, 10 sec.) Plastic Dip	260°C	260°C	260°C	260°C
Soldering Information Dual-In-Line Package				
Soldering (10 sec.) Small Outline Package	260°C			
Vapor Phase (60 sec.)	215°C			
Infrared (15 sec.)	220°C			
See AN-450 "Surface Mounting Methods an	d Their Effect on Proc	fuct Reliability" for oth	ner methods of solder	ring surface

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices. ESD rating to be determined.

DC Electrical Characteristics (Note 3) $T_A = T_j = 25$ °C

Symbol	Parameter	Conditions	LF1	55A/6A	/7A	LF3	LF355A/6A/7A			
	raiametei	Conditions	Min	Тур	Max	Min	Тур	Max	Units	
Vos	Input Offset Voltage	R _S =50Ω, T _A =25°C Over Temperature		1	2 2.5		1	2 2.3	mV mV	
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	$R_S = 50\Omega$		3	5		3	5	μV/°C	
ΔTC/ΔV _{OS}	Change in Average TC with V _{OS} Adjust	$R_S = 50\Omega$, (Note 4)		0.5			0.5		μV/°C per mV	
los	Input Offset Current	T _i =25°C, (Notes 3, 5)		3	10		3	10	pА	
		Tj≤T _{HIGH}			10			1	nA	
I _B	Input Bias Current	T _i = 25°C, (Notes 3, 5)		30	50		30	50	pΑ	
		Tj≤THIGH			25			5	nA	
R _{IN}	Input Resistance	T _j =25°C		1012			1012		Ω	
A _{VOL}	Large Signal Voltage	V _S = ± 15V, T _A = 25°C	50	200		50	200		V/mV	
	Gain	V _O = ± 10V, R _L = 2k Over Temperature	25			25			V/mV	
v _o	Output Voltage Swing	$V_S = \pm 15V, R_L = 10k$ $V_S = \pm 15V, R_L = 2k$	±12 ±10	±13 ±12		±12 ±10	±13 ±12		V	

DC Electrical Characteristics (Note 3) $T_A = T_j = 25$ °C (Continued)

Symbol	Parameter	Conditions	LI	155A/6A/7	7A	Lf	Units		
	- Tarumeter	Conditions	Min	Тур	Max	Min	Тур	Max	
V _{CM}	Input Common-Mode Voltage Range	V _S = ± 15V	±11	+ 15.1 - 12		±11	+ 15.1 -12		V
CMRR	Common-Mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

AC Electrical Characteristics $T_A = T_j = 25^{\circ}\text{C}, V_S = \pm 15\text{V}$

Symbol	Parameter	Conditions	LF	155A/3	55A	LF156A/356A			LF157A/357A			Units
Cymbol	1 drumeter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Oillis
SR	Slew Rate	LF155A/6A; A _V =1, LF157A; A _V =5	3	5		10	12		40	50		V/μs V/μs
GBW	Gain Bandwidth Product			2.5		4	4.5		15	20		MHz
ts	Settling Time to 0.01%	(Note 7)		4			1.5			1.5		μs
e _n	Equivalent Input Noise Voltage	R _S = 100Ω f = 100 Hz f = 1000 Hz		25 25			15 12			15 12		nV/√Hz nV/√Hz
in	Equivalent Input Noise Current	f = 100 Hz f = 1000 Hz		0.01 0.01			0.01 0.01			0.01 0.01		pA/√Hz pA/√Hz
C _{IN}	Input Capacitance			3			3			3		ρF

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	LF155/6/7				F255/6/ 55B/6B		L	Units		
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Vos	Input Offset Voltage	$R_S = 50\Omega$, $T_A = 25^{\circ}C$ Over Temperature		3	5 7		3	5 6.5		3	10 13	mV mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	$R_S = 50\Omega$		5			5			5		μV/°C
ΔTC/ΔV _{OS}	Change in Average TC with VOS Adjust	$R_S = 50\Omega$, (Note 4)		0.5			0.5			0.5		μV/°C per mV
los	Input Offset Current	$T_j = 25$ °C, (Notes 3, 5) $T_j \le T_{HIGH}$		3	20 20		3	20 1		3	50 2	pA nA
IB	Input Bias Current	$T_j = 25$ °C, (Notes 3, 5) $T_j \le T_{HIGH}$		30	100 50		30	100 5		30	200 8	pA nA
R _{IN}	Input Resistance	T _j =25°C		1012			1012			1012		Ω
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_O = \pm 10V$, $R_L = 2k$ Over Temperature	50 25	200		50 25	200		25 15	200		V/mV V/mV
V _O	Output Voltage Swing	$V_S = \pm 15V, R_L = 10k$ $V_S = \pm 15V, R_L = 2k$	±12 ±10	±13 ±12		±12 ±10	±13 ±12		±12 ±10	±13 ±12		V
V _{CM}	Input Common-Mode Voltage Range	V _S = ± 15V	±11	+ 15.1 -12		±11	±15.1 -12		+10	+ 15.1 12		V V
CMRR	Common-Mode Rejection Ratio		85	100		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		80	100		dB

DC Electrical Characteristics $T_A = T_i = 25^{\circ}C$, $V_S = \pm 15V$

Parameter	LF2	LF155A/155, LF255, LF355A/355B LF355 LF156A/156, LF256/356B LF356		A/356	LF157/ LF257/		LF357	Units					
	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	
Supply Current	2	4	2	4	5	7	5	10	5	7	5	10	mA

AC Electrical Characteristics $T_A = T_j = 25^{\circ}C$, $V_S = \pm 15V$

Symbol	Parameter	Conditions	LF155/255/ 355/355B	LF156/256, LF356B	LF156/256/ 356/356B	LF157/257, LF357B	LF157/257/ 357/357B	Units
			Тур	Min	Тур	Min	Тур	
SR	Slew Rate	LF155/6: A _V =1, LF157: A _V =5	5	7.5	12	30	50	V/μs V/μs
GBW	Gain Bandwidth Product		2.5		5		20	MHz
ts	Settling Time to 0.01%	(Note 7)	4		1.5		1.5	μs
e _n	Equivalent Input Noise Voltage	R _S =100Ω f=100 Hz f=1000 Hz	25 20		15 12		15 12	nV/√Hz nV/√Hz
i _n	Equivalent Input Current Noise	f=100 Hz f=1000 Hz	0.01 0.01		0.01 0.01		0.01 0.01	pA/√Hz pA/√Hz
C _{IN}	Input Capacitance		3		3		3	pF

Notes for Electrical Characteristics

Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{jMAX} , θ_{jA} , and the ambient temperature, T_A . The maximum available power dissipation at any temperature is $P_d = (T_{jMAX} - T_A)/\theta_{jA}$ or the 25°C P_{dMAX} , whichever is less.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: Unless otherwise stated, these test conditions apply:

	LF155A/6A/7A LF155//6/7	LF255//6/7	LF355A/6A/7A	LF355B/6B/7B	LF355//6/7
Supply Voltage, V _S	$\pm 15V \le V_S \le \pm 20V$ -55°C \le T_\Delta \le + 125°C	±15V≤V _S ≤±20V -25°C≤T _A ≤+85°C	$\pm 15V \le V_S \le \pm 18V$ 0°C < T _A < ± 70 °C	$\pm 15V \le V_S \pm 20V$ $0^{\circ}C \le T_A \le +70^{\circ}C$	$V_S = \pm 15V$ 0°C < T _A < + 70°C
THIGH	+125°C	+85°C	+70°C	+70°C	+70°C

and V_{OS} , I_B and I_{OS} are measured at $V_{CM} = 0$.

Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5µV/°C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.

Note 5: The input bias currents are junction leakage currents which approximately double for every 10° C increase in the junction temperature, T_J . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. $T_j = T_A + \theta_{jA}$ Pd where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input blas current is to be kept to a minimum.

Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.


Note 7: Settling time is defined here, for a unity gain inverter connection using 2 k Ω resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157, $A_V = -5$, the feedback resistor from output to input is 2 k Ω and the output step is 10V (See Settling Time Test Circuit).


Note 8: Refer to RETS155AX for LF155A, RETS155X for LF155, RETSF156AX for LF156A, RETS156X for LF156, RETS157A for LF157A and RETS157X for LF157 military specifications.


Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.


Typical DC Performance Characteristics


Curves are for LF155, LF156 and LF157 unless otherwise specified.

































Typical AC Performance Characteristics Gain Bandwidth Gain Bandwidth **Normalized Slew Rate** 1.8 V_S = ±15V 1.6 UNITY GAIN BANDWIDTH (MHz) LF157 CURVES IDENTICAL BUT MULTIPLIED BY 4 LF155 1.4 GAIN BANDWIDTH (MHz) 156/7 7 1.2 v_S = ±10v LF156 1.0 VS = ±15V 3 Vs = ±20V 0.8 0.6 0.4 0.2 65 105 125 25 45 25 45 -55 -35 -15 5 25 45 65 85 105 125 -55 -35 -15 5 TEMPERATURE (°C) TEMPERATURE (°C) TEMPERATURE (°C) TL/H/5646-4 **Output Impedance Output Impedance Output Impedance** 1000 T_A = 25°C = ±15V ±15V DUTPUT IMPEDANCE (\O) OUTPUT IMPEDANCE (\O) DUTPUT IMPEDANCE (12) 100 10 10 Av = 100 10 0.01 100k 1 M 1k 100k 1M 10M 1k 104 100 FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) TL/H/5646-12 LF155 Small Signal Pulse LF156 Small Signal Pulse **Small Signal Pulse** Response, $A_V = +1$ Response, $A_V = +1$ Response, $A_V = +5$ **DUTPUT VOLTAGE SWING (50 mV/DIV) OUTPUT VOLTAGE SWING (50 mV/DIV)** OUTPUT VOLTAGE SWING (50 mV/DIV) (DIV)عر TIME (0.5 عمر) TIME (0.5 µs/DIV) (OIV)هر TIME (0.1 TL/H/5646-7 TL/H/5646-5 TL/H/5646-6 LF155 Large Signal Pulse LF156 Large Signal Pulse LF157 Large Signal Pulse Response, $A_V = +5$ Response, $A_V = +1$ Response, $A_V = +1$ **DUTPUT VOLTAGE SWING (5V/DIV)** DUTPUT VOLAGE SWING (5V/DIV) DUTPUT VOLTAGE SWING (5V/DIV) (VIU/دم 0.5 (O.5 بماTIME DIV)عبر TIME (1 (DIV)عبر TIME (1 TL/H/5646-8 TL/H/5646-9 TL/H/5646-10


Typical AC Performance Characteristics (Continued) Open Loop Frequency **Inverter Settling Time Inverter Settling Time** Response 110 10 **DUTPUT VOLTAGE SWING FROM OV (V)** Vs = ±15V OPEN LOOP VULTAGE GAIN (dB) TA = 25°C UTPUT SWING (V) FROM OV n 50 30 10 n 0.1 0.5 1.0 100 10k SETTLING TIME (us) SETTLING TIME (µs) FREQUENCY (Hz) **Bode Plot Bode Plot Bode Plot** 10 35 LF157 75 10 100 30 Vs = ±15V 5 75 25 50 50 20 25 0 PHASE (DEGREES) PHASE (DEGREES) PHASE (DEGREES -5 -5 25 15 0 (PP) GAIN (dB) -10 10 -25 -10 GAIN -15 -15 5 -50 -20 -50 -75 -20 -75 -25 -5 -100 -25 -30 -100 -10 -125 -30 -35 _125 -15 _150 -125 -40 -20 10 100 10 100 10 100 FREQUENCY (MHz) FREQUENCY (MHz) FREQUENCY (MHz) Common-Mode Rejection Ratio **Power Supply Rejection Ratio Power Supply Rejection Ratio** T_A = 25°C V_S = ±15V POWER SUPPLY REJECTION RATIO (dB) POWER SUPPLY REJECTION RATIO (48) REJECTION RATIO (dB) LF155 VS = ±15V TA = 25°C VS = ±15V POSITIVE RL = 2k 100 POSITIVE SUPPLY_ TA = 25°C SUPPLY 60 60 LF155/ 60 LF 157 NEGATIVE 40 40 SHPPLY COMMON-MODE 40 20 20 NEGATIVE SHPPI 20 10 100 1k 10k 100k 100 1k 1M 10M 100 1M 10M 10k 1006 10 1k 10k 100k FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) **Undistorted Output Voltage Equivalent Input Noise Equivalent Input Noise** Voltage Swing Voltage (Expanded Scale) EQUIVALENT INPUT NOISE VOLTAGE (nV/\Hz) EQUIVALENT INPUT NOISE VOLTAGE (nV/<Hz) T_A = 25°C V_S = ±15V 140 VS = ±15V VOLTAGE SWING (V) 24 R1 = 2k 120 80 20 100 16 12 40 P-P OUTPUT LF155 20 20 LF156/7 D 10 1k 100k 1006 106 10 100 FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) TL/H/5646-11

Detailed Schematic



Connection Diagrams (Top Views)


Metal Can Package (H)



Order Number LF155AH, LF156AH, LF157AH, LF155H, LF156H, LF157H, LF255H, LF256H, LF257H, LF355AH, LF356AH, LF357AH, LF355BH, LF356BH, LF357BH,


LF355BH, LF356BH, LF357BH, LF355H, LF356H or LF357H See NS Package Number H08C

Dual-In-Line Package (J)



Order Number LF155J, LF156J, LF157J, LF355J, LF356J, LF357J, LF355BJ, LF356BJ or LF357BJ See NS Package Number J14A

Dual-In-Line Package (M and N)



Order Number LF355M, LF356M, LF357M, LF356BM, LF355BN, LF356BN, LF357BN, LF355N, LF356N or LF357N See NS Package Number M08A or N08E

Application Hints

The LF155/6/7 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.


All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time


Typical Circuit Connections

VOS Adjustment



- V_{OS} is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V+
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is ≈ 0.5 μV/°C/mV of adjustment
- Typical overall drift: 5 μV/°C ± (0.5 μV/°C/mV of adj.)

Driving Capacitive Loads




*LF155/6 R = 5k LF157 R = 1.25k

Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability. $C_{L(MAX)} \simeq 0.01$ μF .

Overshoot ≤ 20%

Settling time $(t_s) \approx 5 \mu s$


LF157. A Large Power BW Amplifier



TL/H/5646-15 For distortion \leq 1% and a 20 Vp-p V_{OUT} swing, power bandwidth is: 500 kHz.

Typical Applications


Settling Time Test Circuit




- Settling time is tested with the LF155/6 connected as unity gain inverter and LF157 connected for
- FET used to isolate the probe capacitance
- Output = 10V step
- $A_V = -5$ for LF157

TL/H/5646-16


Large Signal inverter Output, VOUT (from Settling Time Circuit)








TL/H/5646-18



TL/H/5646-19


Low Drift Adjustable Voltage Reference



- Δ V_{OUT}/ΔT = ±0.002%/°C
- All resistors and potentiometers should be wire-wound
- P1: drift adjust
- P2: VOUT adjust
- Use LF155 for

 - Low drift
 - Low supply current


Fast Logarithmic Converter



- Dynamic range: 100 μA ≤ I_i ≤ 1 mA (5 decades), |V_O| = 1V/decade
- Transient response: 3 μs for ΔI_i = 1 decade
- C1, C2, R2, R3: added dynamic compensation
- Vos adjust the LF156 to minimize quiescent error
- R_T: Tel Labs type Q81 + 0.3%/°C

$$|V_{OUT}| = \left[1 + \frac{R2}{R_T}\right] \frac{kT}{q} \ln V_i \left[\frac{R_r}{V_{REF\,Ri}}\right] = \log V_i \frac{1}{R_i l_r} R2 = 15.7 k, R_T = 1 k, 0.3\%/^{\circ} C \text{ (for temperature compensation)}$$


Precision Current Monitor



- V_O=5 R1/R2 (V/mA of I_S)
- R1, R2, R3: 0.1% resistors
- Use LF155 for
 - Common-mode range to supply range
 - Low I_B
 - Low Vos
 - Low Supply Current

8-Bit D/A Converter with Symmetrical Offset Binary Operation


TL/H/5646-31



- R1, R2 should be matched within ±0.05%
- Full-scale response time: 3μs


E _O	B1	B2	В3	В4	B 5	В6	B 7	В8	Comments
+9.920	1	1	1	1	1	1	1	1	Positive Full-Scale
+0.040	1	0	0	0	0	0	0	0	(+) Zero-Scale
-0.040	0	1	1	1	1	1	1	1	(−) Zero-Scale
-9.920	0	0	0	0	0	0	0	0	Negative Full-Scale

Wide BW Low Noise, Low Drift Amplifier




- Power BW: $f_{MAX} = \frac{S_r}{2\pi V_0} \approx 240 \text{ kHz}$

Boosting the LF156 with a Current Amplifier




- I_{OUT(MAX)} \cong 150 mA (will drive R_L \geq 100 Ω)
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} V/\mu s$ (with C_L shown)
- · No additional phase shift added by the current amplifier

3 Decades VCO



R1, R4 matched. Linearity 0.1% over 2 decades.

Isolating Large Capacitive Loads




Overshoot 6%

TL/H/5646~22

- t_s 10 μs
- \bullet When driving large $C_L,$ the V_{OUT} slew rate determined by C_L and $I_{OUT(MAX)}$


$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{I_{OUT}}{C_L} \simeq \frac{0.02}{0.5} \text{V}/\mu \text{s} = 0.04 \text{ V}/\mu \text{s (with } C_L \text{ shown)}$$

Low Drift Peak Detector




- By adding D1 and R_f, V_{D1}=0 during hold mode. Leakage of D2 provided by feedback path through R_f.
- Leakage of circuit is essentially Ib (LF155, LF156) plus capacitor leakage of Cp.
- Diode D3 clamps V_{OUT} (A1) to V_{IN}-V_{D3} to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be << ½πR₁C_{D2} where C_{D2} is the shunt capacitance of D2.


Non-Inverting Unity Gain Operation for LF157



Inverting Unity Gain for LF157




High Impedance, Low Drift Instrumentation Amplifier



- $V_{OUT} = \frac{R3}{R} \left[\frac{2R2}{R1} + 1 \right] \Delta V, V^- + 2V \le V_{IN} \text{ common-mode } \le V^+$
- System V_{OS} adjusted via A2 V_{OS} adjust
- Trim R3 to boost up CMRR to 120 dB. Instrumentation amplifier resistor array recommended for best accuracy and lowest drift

Fast Sample and Hold



TL/H/5646-33

- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- · Acquisition time TA, estimated by:


$$T_A \approx \left[\frac{2R_{ON}, V_{IN}, C_h}{S_r}\right]^{\frac{1}{2}}$$
 provided that:

$$V_{IN} < 2\pi S_r R_{ON} C_h$$
 and $T_A > \frac{V_{IN} C_h}{I_{OUT(MAX)}}$, R_{ON} is of SW1

If inequality not satisfied: $T_A = \frac{V_{IN} C_h}{20 \text{ mA}}$


- LF156 develops full S_r output capability for $V_{IN} \ge 1V$
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2

High Accuracy Sample and Hold



- By closing the loop through A2, the V_{OUT} accuracy will be determined uniquely by A1.
 No V_{OS} adjust required for A2.
- T_A can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, C_C: additional compensation
- Use LF156 for
- Fast settling time
- Low Vos

High Q Band Pass Filter



- Q increases to 40
 f_{BP}= 100 kHz
- $\frac{V_{OUT}}{V_{IN}} = 10\sqrt{Q}$
- Clean layout recommended


By adding positive feedback (R2)

Response to a 1 Vp-p tone burst: 300

µs

TL/H/5646-28

High Q Notch Filter



- $2R1 = R = 10 M\Omega$ 2C = C1 = 300 pF
- Capacitors should be matched to obtain high Q
- f_{NOTCH} = 120 Hz, notch = -55 dB, Q > 100
- Use LF155 for
- Low I_B
- Low supply current