

Migration from LH28F032SUTD to LH28F320SKTD

Phil Lin, Flash Applications Engineer

INTRODUCTION

To convert a LH28F032SUTD to a LH28F320SKTD, the hardware and software changes are as follows.

HARDWARE COMPATIBILITY

Figure 1 shows the pinout. Pin 1 becomes NC (No Connect) from $3/\overline{5}$. Pin 53 becomes STS (Status) from $\text{RY}/\overline{\text{BY}}$.

The NC can be either driven or floated. The STS can be configured in two different modes: level mode (default mode) or pulse mode. In level mode, it acts as a $\text{RY}/\overline{\text{BY}}$ pin. For pulse mode, please refer to Table 12 of the STS Configuration Command in the data sheets for further information.

Table 1 shows a comparison between LH28F032SUTD and LH28F320SKTD. The LH28F320SKTD is available in 3.3 V V_{PP} design. However, designers need to be aware that the size of the page buffer is smaller than what is available in the LH28F032SUTD model.

| LH28F320SKTD | | | LH28F320SKTD | | |
|--------------------------|--------------------------|-----|--------------|----------------------------------|--------------------------|
| LH28F032SUTD | | | LH28F032SUTD | | |
| NC | $3/\overline{5}$ | 1 ● | 56 | $\overline{\text{WP}}$ | $\overline{\text{WP}}$ |
| $\overline{\text{BE1L}}$ | $\overline{\text{BE1L}}$ | 2 | 55 | $\overline{\text{WE}}$ | $\overline{\text{WE}}$ |
| $\overline{\text{BE1H}}$ | $\overline{\text{BE1H}}$ | 3 | 54 | $\overline{\text{OE}}$ | $\overline{\text{OE}}$ |
| A_{20} | A_{20} | 4 | 53 | $\text{RY}/\overline{\text{BY}}$ | STS |
| A_{19} | A_{19} | 5 | 52 | DQ_{15} | DQ_{15} |
| A_{18} | A_{18} | 6 | 51 | DQ_7 | DQ_7 |
| A_{17} | A_{17} | 7 | 50 | DQ_{14} | DQ_{14} |
| A_{16} | A_{16} | 8 | 49 | DQ_6 | DQ_6 |
| V_{CC} | V_{CC} | 9 | 48 | GND | GND |
| A_{15} | A_{15} | 10 | 47 | DQ_{13} | DQ_{13} |
| A_{14} | A_{14} | 11 | 46 | DQ_5 | DQ_5 |
| A_{13} | A_{13} | 12 | 45 | DQ_{12} | DQ_{12} |
| A_{12} | A_{12} | 13 | 44 | DQ_4 | DQ_4 |
| $\overline{\text{BE}}_0$ | $\overline{\text{BE}}_0$ | 14 | 43 | V_{CC} | V_{CC} |
| V_{PP} | V_{PP} | 15 | 42 | GND | GND |
| $\overline{\text{RP}}$ | $\overline{\text{RP}}$ | 16 | 41 | DQ_{11} | DQ_{11} |
| A_{11} | A_{11} | 17 | 40 | DQ_3 | DQ_3 |
| A_{10} | A_{10} | 18 | 39 | DQ_{10} | DQ_{10} |
| A_9 | A_9 | 19 | 38 | DQ_2 | DQ_2 |
| A_8 | A_8 | 20 | 37 | V_{CC} | V_{CC} |
| GND | GND | 21 | 36 | DQ_9 | DQ_9 |
| A_7 | A_7 | 22 | 35 | DQ_1 | DQ_1 |
| A_6 | A_6 | 23 | 34 | DQ_8 | DQ_8 |
| A_5 | A_5 | 24 | 33 | DQ_0 | DQ_0 |
| A_4 | A_4 | 25 | 32 | A_0 | A_0 |
| A_3 | A_3 | 26 | 31 | $\overline{\text{BYTE}}$ | $\overline{\text{BYTE}}$ |
| A_2 | A_2 | 27 | 30 | NC | NC |
| A_1 | A_1 | 28 | 29 | NC | NC |

FL17-1

Figure 1. Pinout Comparison of the LH28F032SUTD versus LH28F320SKTD

Table 1. Comparison of LH28F032SUTD and LH28F320SKTD

| PARAMETER | LH28F032SUTD | LH28F320SKTD |
|--------------------------------|---------------------|---------------------------------|
| Supply Voltage V_{CC}/V_{PP} | 3.3 V/5 V, 5 V/5 V | 3.3 V/3.3 V, 3.3 V/5 V, 5 V/5 V |
| Configuration | x8/x16 | x8/x16 |
| Package | 56 TSOP | 56 TSOP |
| Block Size | 32 × 64KB × 2 banks | 32 × 64KB × 2 banks |
| Block Locking Feature | Any block | Any block |
| Buffer Size | 256 bytes × 2 | 32 bytes × 2 |
| CFI | No | Yes |

SOFTWARE COMPATIBILITY

Table 2 shows the differences between the manufacture and device IDs. If any conversion takes place, the device ID has to be changed.

Table 2. Comparison of IDs

| DEVICE | MANUFACTURE ID | DEVICE ID |
|--------------|----------------|-----------|
| LH28F032SUTD | B0 | 88 |
| LH28F320SKTD | B0 | D0 |

LH28F032SU and LH28F320SK have two command sets: Compatible Command set and Enhanced Command set.

The Compatible Command performs the basic operations such as Array Read, Word/Byte Write, Block Erase and Suspend etc. While the Enhanced Command performs the enhanced features offered by the SK device. Table 3 and Table 4 show the compatible command set and enhanced command set, respectively.

Furthermore, the SK supports CFI (Common Flash Interface). The CFI is used to standardize the software compatibility and contains the block size, density, command set information, etc.

For detailed information on software compatibility and CFI, please refer to the data sheets for each part.

Table 3. Compatible Command Set

| COMPATIBLE COMMAND CODE | LH28F032SU | LH28F320SK |
|---------------------------------|------------|------------|
| Read Array | FFH | FFH |
| Intelligent Identifier | 90H | 90H |
| Read Compatible Status Register | 70H | 70H |
| Clear Status Register | 50H | 50H |
| Word/Byte Write | 40H | 40H |
| Alternate Word/Byte Write | 10H | 10H |
| Erase Suspend/Resume | B0H/D0H | B0H/D0H |
| Block Erase/Confirm | 20H/D0H | 20H/D0H |

Table 4 shows the differences of the Enhanced Command Functions between the two devices. Because of those differences, the status register bits checking differs as well. The LH28F032SU has three registers, Compatible Status Register (CSR), Global Status Register (GSR), Block Status Register (BSR). However LH28F320SK has only two: the Status Register (SR) and Extended Status Register (XSR). Table 5 shows the status register bit cross references.

Table 4. Enhanced Command Set

| ENHANCED COMMAND FUNCTION | LH28F032SU | LH28F320SK |
|-----------------------------------|------------|------------|
| Lock Block/Confirm | 77H/D0H | |
| Set Block Lock-Bit/Confirm | | 60H/01H |
| Clear Block Lock-Bits/Confirm | | 60H/D0H |
| Single Load to Page Buffer | 74H | |
| Sequential Load to Page Buffer | E0H | E8H |
| Page Buffer Write to Flash | 0CH | D0H |
| Byte Write Suspend/Resume | | B0H/D0H |
| Erase All Unlocked Blocks/Confirm | A7H/D0H | |
| Full Chip Erase/Confirm | | 30H/D0H |
| Device Configuration | 96H | |
| STS Configuration | | B8H |
| Read Query | | 98H |
| Read Extended Status Register | 71H | |
| Read Page Buffer | 75H | |
| Page Buffer Swap | 72H | |
| Two-Byte Program | FBH | |
| Upload Status Bits | 97H | |
| Upload Device Information | 99H | |
| Sleep | F0H | |
| Abort | 80H | |

Table 5. Comparison of Status Registers

| STATUS | LH28F320SK SR/XSR | LH28F032SU CSR | LH28F032SU GSR | LH28F032SU BSR |
|------------------------------|------------------------|-----------------|----------------|----------------|
| Write State Machine Status | SR.7 | CSR.7 | GSR.7 | |
| Erase-Suspend Status | SR.6 | CSR.6 | | |
| Program-Suspend Status | SR.2 | | | |
| Operation Suspend Status | SR.6 or SR.2 | | GSR.6 | |
| Erase Status | SR.5 | CSR.5 | | |
| Data-Write Status | SR.4 | CSR.4 | | |
| Device Operation Status | SR.5 or SR.4 | | GSR.5 | |
| Improper Command Sequence | SR.5 and SR.4 | CSR.5 and CSR.4 | | |
| Device Sleep Status | N/A | | GSR.4 | |
| Block Status | SR.1 | | | BSR.7 |
| Block Lock Status | BSR.0 | | | BSR.6 |
| Block Operation Status | BSR.1, SR.5 or SR.4 | | | BSR.5 |
| Block Operation Abort Status | N/A | | | BSR.4 |
| Queue Status | N/A (XSR.7) | | GSR.3 | BSR.3 |
| V _{PP} Status | SR.3 | CSR.3 | | BSR.2 |
| Page Buffer Available Status | XSR.7 | | GSR.2 | |
| Page Buffer Status | N/A | | GSR.1 | |
| Page Buffer Select Status | N/A | | GSR.0 | |
| Reserved | XSR.0-6, BSR.2-7, SR.0 | CSR.2-0 | | BSR.0 |

AC/DC SPECIFICATIONS

The comparison of electrical specifications between LH28F032SU and LH28F320SK is shown in Table 6. Please note that the power consumption of these

devices varies depending on which operation modes are in use. However, the programming and erase times have been greatly improved in the SK model. Please refer to the product data sheets for further information.

Table 6. Comparison of AD/CD Characteristics

| PARAMETER | | LH28F032SU | | LH28F320SK | | |
|--|-------------------|-----------------|-----------------|------------|-----------|-------------|
| Supply Voltage (V _{CC} /V _{PP}) | | 5 V/5 V | 3.3 V/5 V | 5 V/5 V | 3.3 V/5 V | 3.3 V/3.3 V |
| Read Current (MAX.) | I _{CCR} | 60 mA | 35 mA | 50 mA | 25 mA | 25 mA |
| Write Current (MAX.) | I _{PPW} | 60 mA | 60 mA | 80 mA | 80 mA | 80 mA |
| | I _{CCW} | 35 mA | 12 mA | 35 mA | 17 mA | 17 mA |
| Erase Current (MAX.) | I _{PP E} | 40 mA | 40 mA | 40 mA | 40 mA | 40 mA |
| | I _{CC E} | 25 mA | 12 mA | 30 mA | 17 mA | 17 mA |
| Standby Current (MAX.) | I _{CC S} | 40 μA | 30 μA | 100 μA | 100 μA | 100 μA |
| Deep Power Down Current (MAX.) | I _{PP D} | 10 μA | 10 μA | 5 μA | 5 μA | 5 μA |
| | I _{CC D} | 16 μA | 16 μA | 15 μA | 15 μA | 15 μA |
| Address Access Time (MAX.) | | 70 ns | 120 ns | 70 ns | 100 ns | 100 ns |
| OE Access Time (MAX.) | | 30 ns | 45 ns | 35 ns | 45 ns | 45 ns |
| Byte Write Time (TYP.) | | 8 μs(6 μs) | 12 μs (9 μs) | 9.24 μs | 12.95 μs | 19.51 μs |
| Byte Write time with page buffer (TYP.) | | 6.5 μs (5.5 μs) | 9.5 μs (6.5 μs) | 2 μs | 2.7 μs | 5.66 μs |
| Block Write Time (TYP.) | | 0.5 s | 0.8 s | 0.31 s | 0.43 s | 0.72 s |
| Block Erase Time (TYP.) | | 0.7 s | 0.9 s | 0.34 s | 0.41 s | 0.55 s |
| Access Time at 2.7 V at (MAX.) | | 160 ns | | 120 ns | | |

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP[®]**NORTH AMERICA**

SHARP Microelectronics
of the Americas
5700 NW Pacific Rim Blvd.
Camas, WA 98607, U.S.A.
Phone: (360) 834-2500
Fax: (360) 834-8903
<http://www.sharpsma.com>

EUROPE

SHARP Microelectronics Europe
SonninstraÙe 3
20097 Hamburg, Germany
Phone: (49) 40 2376-2286
Fax: (49) 40 2376-2232
<http://www.sharpsme.com>

ASIA

SHARP Corporation
Integrated Circuits Group
2613-1 Ichinomoto-Cho
Tenri-City, Nara, 632, Japan
Phone: +81-743-65-1321
Fax: +81-743-65-1532
<http://www.sharp.co.jp>