PRELIMINARY PRODUCT SPECIFICATIONS

Integrated Circuits Group

LH28F640BNHG-PTSL70

Synchronus Dual Work Flash Memory 64M (4M × 16)

(Model No.: LHF64N14)

Spec No.: FM02Y002 Issue Date: November 5, 2002

SHARP

<u>To;</u>	SPEC No. F M 0 2 Y 0 0 2 ISSUE: Nov. 5, 2002
PRELIMI S P E C I F I C	
Product Type <u>64 M bit Fla</u> L H 2 8 F 6 4 0 B N	<u>sh Memory</u> I H G — P T S L 7 0
Model No. (LHF64	N 1 4)
This device specification is subject to change * This specifications contains <u>38</u> pages includ CUSTOMERS ACCEPTANCE DATE:	
	ESENTED
B	Y. Hotta Y.HOTTA Dept. General Manager
C	REVIEWED BY: H. Takata PREPARED BY: H. Takata K. Malda Product Development Dept. I Flash Memory Division Integrated Circuits Group SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

SHARP

LHF64N14

CONTENTS

PAGE
0.75mm pitch 56-Ball CSP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes
Memory Map 7
Identifier Codes and OTP Address for Read Operation 8
Identifier Codes and OTP Address for Read Operation on Partition Configuration 8
OTP Block Address Map for OTP Program
Bus Operation 10
Command Definitions 11
Functions of Block Lock and Block Lock-Down 13
Block Locking State Transitions upon Command Write 13
Block Locking State Transitions upon WP# Transition 14
Status Register Definition 15
Extended Status Register Definition 16
Read Configuration Register Definition 17

PAGE
Frequency Configuration Settings 18
Frequency Configuration 18
Output Configuration 19
Read Sequence and Burst Length 19
Partition Configuration Register Definition 20
Partition Configuration 20
1 Electrical Specifications 21
1.1 Absolute Maximum Ratings 21
1.2 Operating Conditions 21
1.2.1 Capacitance 22
1.2.2 AC Input/Output Test Conditions 22
1.2.3 DC Characteristics 23
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 35
1.2.7 Block Erase, Advanced Factory Program, (Page Buffer) Program and OTP Program Performance

LH28F640BNHG-PTSL70 64Mbit (4Mbit×16) Synchronous Dual Work Flash MEMORY ■ 64M density with 16Bit I/O Interface High Performance Reads • 70/20ns 8-Word Page Mode Main Blocks • 66MHz Synchronous Burst Mode • Top Parameter Location ■ Configurative 4-Plane Dual Work • Flexible Partitioning • Read operations during Block Erase or (Page Buffer) Zero-Latency Program • Status Register for Each Partition Low Power Operation • 1.7V Read and Write Operations **Power Transitions** • V_{CCO} for Input/Output Power Supply Isolation Automatic Power Savings Mode Reduces I_{CCR} in Static Mode Programming ■ Enhanced Code + Data Storage • 5µs Typical Erase/Program Suspends

- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word Page Buffer
 - 5µs/Word (Typ.) at 12V V_{PP}
- Operating Temperature -40°C to +85°C
- Advanced Factory Programming Mode
- 3.5µs/Word (Typ.)

- Flexible Blocking Architecture
 - Eight 4K-word Parameter Blocks
 - One-hundred and twenty-seven 32K-word
- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with
 - All blocks are locked at power-up or device reset.
 - Absolute Protection with $V_{PP} \leq V_{PPLK}$
 - Block Erase, Advanced Factory Program, (Page Buffer) Word Program Lockout during
- Automated Erase/Program Algorithms
 - 1.8V Low-Power 22µs/Word (Typ.)
 - 12V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 0.75mm pitch 56-Ball CSP
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened
- CMOS Process (P-type silicon substrate)

The product, which is 4-Plane Synchronous Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC}=1.7V-1.95V and V_{PP}=0.9V-1.95V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode and synchronous burst mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

* ETOX is a trademark of Intel Corporation.



SHARP

		Table 1. Pin Descriptions				
Symbol	Symbol Type Name and Function					
A ₀ -A ₂₁	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A ₀ -A ₂₁				
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and read/partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.				
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.				
CLK	INPUT	CLOCK: Synchronizes the memory to the system bus operating frequency in synchronous burst mode. The first rising (or falling if RCR.6 is "0") edge latches the address when ADV# is V_{IL} or upon a rising ADV# edge. This is used only for synchronous burst mode.				
ADV#	INPUT	ADDRESS VALID: Addresses are input to the memory when ADV# is low (V_{IL}) . Addresses are latched on ADV#'s rising edge during read and write operations.				
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to asynchronous read array mode. RST# must be low during power-up/down.				
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.				
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).				
WP#	INPUT	WRITE PROTECT: When WP# is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is V_{IH} , lock-down is disabled.				
WAIT	OUTPUT	WAIT: Indicates data valid in synchronous burst modes. The read configuration register bit 10 (RCR.10, WT) determines its polarity. With CE# at V_{IL} , WAIT's active output is V_{OL} or V_{OH} . WAIT is High-Z if CE# is V_{IH} . WAIT is not gated by OE#. WAIT is used only for synchronous burst mode.				
V _{PP}	INPUT	MONITORING POWER SUPPLY VOLTAGE: V _{PP} is not used for power supply pin. With V _{PP} \leq V _{PPLK} , block erase, advanced factory program, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 12V \pm 0.3V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 12V \pm 0.3V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 12V \pm 0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.				

	Table 1. Pin Descriptions (Continued)					
2	Symbol	Туре	Name and Function			
	V _{CC}	SUPPLY	DEVICE POWER SUPPLY (1.7V-1.95V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.			
	V _{CCQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (1.7V-1.95V): Power supply for all input/output pins.			
	GND	SUPPLY	GROUND: Do not float any ground pins.			
	NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.			

THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:			S:								
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Advanced Factory Program	Program Suspend	Block Erase Suspend
Read Array	Х	X	Х	Х	X	Х		Х		Х	Х
Read ID/OTP	Х	X	Х	Х	X	X		Х		Х	Х
Read Status	Х	X	Х	Х	X	X	X	Х	X	Х	Х
Read Query	Х	X	Х	Х	X	X		Х		Х	Х
Word Program	Х	X	Х	Х							Х
Page Buffer Program	Х	X	Х	Х							Х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Advanced Factory Program			Х								
Program Suspend	Х	Х	Х	Х							Х
Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х	

Table 2. Simultaneous Operation Modes Allowed with Four $Planes^{(1, 2)}$

NOTES:

1. "X" denotes the operation available.

2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

It is not possible to do burst reads that cross partition boundaries.

SHARP

LHF64N14

		CK NUMBER	ADDRESS R
	134 133	4K-WORD 4K-WORD	3FF000H - 3FFFFF 3FE000H - 3FEFFF
	132	4K-WORD	3FD000H - 3FDFFF
	131	4K-WORD	3FC000H - 3FCFFF
	130 129	4K-WORD 4K-WORD	3FB000H - 3FBFFF 3FA000H - 3FAFFF
	129	4K-WORD 4K-WORD	3F9000H - 3F9FFFF
	120	4K-WORD	3F8000H - 3F8FFFF
	126	32K-WORD	3F0000H - 3F7FFFF
	125 124	32K-WORD	3E8000H - 3EFFFF 3E0000H - 3E7FFF
Ē	124	32K-WORD 32K-WORD	3D8000H - 3DFFFF
F.	122	32K-WORD	3D0000H - 3D7FFF
Ľ	121	32K-WORD	3C8000H - 3CFFFF
2	120 119	32K-WORD 32K-WORD	3C0000H - 3C7FFFI 3B8000H - 3BFFFFI
Ë	119	32K-WORD	3B0000H - 3B7FFFI
E	117	32K-WORD	3A8000H - 3AFFFF
ξ	116	32K-WORD	3A0000H - 3A7FFF
RA	115	32K-WORD	398000H - 39FFFFH 390000H - 397FFFH
A	114	32K-WORD 32K-WORD	388000H - 397FFFH
PLANE3 (PARAMETER PLANE)	112	32K-WORD	380000H - 387FFFH
E3	111	32K-WORD	378000H - 37FFFFH
Z.	110	32K-WORD	370000H - 377FFFH
LA	109 108	32K-WORD 32K-WORD	368000H - 36FFFFH 360000H - 367FFFH
Ч	107	32K-WORD	358000H - 35FFFFH
	106	32K-WORD	350000H - 357FFFH
	105	32K-WORD	348000H - 34FFFFH 340000H - 347FFFH
	104 103	32K-WORD 32K-WORD	338000H - 34/FFFH
	102	32K-WORD	330000H - 337FFFH
	101	32K-WORD	328000H - 32FFFFH
	100	32K-WORD	320000H - 327FFFH
	99 98	32K-WORD 32K-WORD	318000H - 31FFFFH 310000H - 317FFFH
	97	32K-WORD	308000H - 30FFFFH
	96	32K-WORD	300000H - 307FFFH
	95	32K-WORD	2F8000H - 2FFFFF
	94	32K-WORD	2F0000H - 2F7FFFF
	93	32K-WORD	2E8000H - 2EFFFF
	92 91	32K-WORD 32K-WORD	2E0000H - 2E7FFF 2D8000H - 2DFFFF
	90	32K-WORD	2D0000H - 2D7FFF
1	89	32K-WORD	2C8000H - 2CFFFF
	88	32K-WORD	2C0000H - 2C7FFFI
			ADDOUGHT ADDEDED
() E	87	32K-WORD	2B8000H - 2BFFFF 2B0000H - 2B7FFF
NE)	87 86 85	32K-WORD	2B0000H - 2B7FFF
ANE)	86		2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF
PLANE)	86 85 84 83	32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF 298000H - 29FFFFF
	86 85 84 83 82	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF 298000H - 297FFFH 290000H - 297FFFH
	86 85 84 83 82 81	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF 298000H - 29FFFFF 290000H - 297FFFF 288000H - 28FFFFF
	86 85 84 83 82	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF 298000H - 297FFFH 290000H - 297FFFH
	86 85 84 83 82 81 80 79 78	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 297FFFF 290000H - 297FFFF 28000H - 287FFFF 28000H - 287FFFF 278000H - 27FFFF 270000H - 27FFFF
	86 85 84 83 82 81 80 79 78 77	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFF 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 297FFFF 288000H - 297FFFF 288000H - 287FFFF 288000H - 287FFFF 278000H - 277FFFF 278000H - 277FFFF 268000H - 26FFFFF
	86 85 84 83 82 81 80 79 78 77 76	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 29FFFFF 288000H - 297FFFF 288000H - 287FFFF 280000H - 287FFFF 278000H - 277FFFF 278000H - 277FFFF 268000H - 267FFFF
	86 85 84 83 82 81 80 79 78 77 76 75	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A8000H - 2A7FFF 298000H - 29FFFFF 288000H - 29FFFFF 288000H - 29FFFFF 280000H - 287FFFF 278000H - 277FFFF 278000H - 277FFFF 268000H - 267FFFF 268000H - 267FFFF
	86 85 84 83 82 81 80 79 78 77 76	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 290000H - 297FFFI 280000H - 297FFFI 280000H - 297FFFF 280000H - 287FFFF 278000H - 277FFFF 268000H - 26FFFFF 268000H - 267FFFF 258000H - 257FFFF 258000H - 257FFFF 248000H - 257FFFF
PLANE2 (UNIFORM PLANE)	86 85 84 83 82 81 80 79 78 77 76 75 74 73 72	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 297FFFH 288000H - 297FFFH 288000H - 287FFFH 288000H - 287FFFF 278000H - 277FFFH 268000H - 277FFFH 268000H - 257FFFF 258000H - 257FFFF 250000H - 257FFFF 248000H - 247FFFF 248000H - 247FFFF
	86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 290000H - 297FFFH 280000H - 297FFFH 280000H - 287FFFF 280000H - 287FFFF 278000H - 287FFFF 278000H - 267FFFF 260000H - 267FFFF 258000H - 25FFFF 258000H - 25FFFF 248000H - 247FFFF 248000H - 247FFFF 248000H - 247FFFF
	86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 297FFFH 288000H - 297FFFH 288000H - 287FFFH 288000H - 287FFFF 278000H - 277FFFH 268000H - 277FFFH 268000H - 257FFFF 258000H - 257FFFF 250000H - 257FFFF 248000H - 247FFFF 248000H - 247FFFF
	86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 290000H - 297FFFH 28000H - 297FFFH 280000H - 287FFFF 280000H - 287FFFFH 278000H - 27FFFFH 278000H - 267FFFFH 268000H - 267FFFFH 258000H - 267FFFFH 258000H - 267FFFFH 248000H - 247FFFFH 248000H - 247FFFFH 238000H - 247FFFFH 238000H - 247FFFFH 238000H - 247FFFFH
	86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 69 68 67	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 290000H - 297FFFH 298000H - 297FFFH 288000H - 297FFFH 288000H - 287FFFF 278000H - 287FFFF 278000H - 267FFFF 260000H - 267FFFF 250000H - 257FFFH 248000H - 257FFFH 238000H - 23FFFFF 238000H - 23FFFFF 238000H - 23FFFFF 238000H - 23FFFFF 238000H - 23FFFFF 228000H - 23FFFFF
	86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 290000H - 297FFFH 280000H - 297FFFH 280000H - 297FFFH 280000H - 287FFFF 278000H - 277FFFH 268000H - 277FFFH 268000H - 267FFFF 258000H - 257FFFF 258000H - 257FFFF 248000H - 237FFFFH 238000H - 237FFFFH 238000H - 237FFFFH 238000H - 237FFFFH 228000H - 22FFFFF 228000H - 227FFFFH 228000H - 227FFFFH

	BLC	OCK NUMBER	ADDRESS RANGE
—	63	32K-WORD	1F8000H - 1FFFFFH
	62	32K-WORD	1F0000H - 1F7FFFH
	61	32K-WORD	1E8000H - 1EFFFFH
	60	32K-WORD	1E0000H - 1E7FFFH
	59	32K-WORD	1D8000H - 1DFFFFH 1D0000H - 1D7FFFH
	58 57	32K-WORD 32K-WORD	1C8000H - 1CFFFFH
	56	32K-WORD	1C0000H - 1C7FFFH
	55	32K-WORD	1B8000H - 1BFFFFH
PLANE1 (UNIFORM PLANE)	54	32K-WORD	1B0000H - 1B7FFFH
F	53	32K-WORD	1A8000H - 1AFFFFH
L.	52 51	32K-WORD 32K-WORD	1A0000H - 1A7FFFH 198000H - 19FFFFH
Ŧ	50	32K-WORD	190000H - 197FFFH
2	49	32K-WORD	188000H - 18FFFFH
ō	48	32K-WORD	180000H - 187FFFH
E	47	32K-WORD	178000H - 17FFFFH
18	46	32K-WORD	170000H - 177FFFH
E	45 44	32K-WORD 32K-WORD	168000H - 16FFFFH 160000H - 167FFFH
Ξ	43	32K-WORD	158000H - 15FFFFH
Z	42	32K-WORD	150000H - 157FFFH
N I	41	32K-WORD	148000H - 14FFFFH
E	40	32K-WORD	140000H - 147FFFH
	39	32K-WORD	138000H - 13FFFFH
	38 37	32K-WORD 32K-WORD	130000H - 137FFFH 128000H - 12FFFFH
	36	32K-WORD	120000H - 127FFFH
	35	32K-WORD	118000H - 11FFFFH
	34	32K-WORD	110000H - 117FFFH
	33	32K-WORD	108000H - 10FFFFH
	32	32K-WORD	100000H - 107FFFH
	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
	27 26	32K-WORD	0D8000H - 0DFFFFH 0D0000H - 0D7FFFH
	25	32K-WORD 32K-WORD	0C8000H - 0CFFFFH
	24	32K-WORD	0C0000H - 0C7FFFH
	23	32K-WORD	0B8000H - 0BFFFFH
Ξ.	22	32K-WORD	0B0000H - 0B7FFFH
UNIFORM PLANE	21 20	32K-WORD	0A8000H - 0AFFFFH 0A0000H - 0A7FFFH
Ę.	19	32K-WORD 32K-WORD	098000H - 09FFFFH
LE L	18	32K-WORD	090000H - 097FFFH
l≳	17	32K-WORD	088000H - 08FFFFH
lö	16	32K-WORD	080000H - 087FFFH
Ē	15	32K-WORD	078000H - 07FFFFH
Z	14	32K-WORD 32K-WORD	070000H - 077FFFH 068000H - 06FFFFH
	12	32K-WORD	060000H - 067FFFH
B	11	32K-WORD	058000H - 05FFFFH
Ē	10	32K-WORD	050000H - 057FFFH
PLANE0	9	32K-WORD	048000H - 04FFFFH
Ы	8	32K-WORD	040000H - 047FFFH
1	7 6	32K-WORD 32K-WORD	038000H - 03FFFFH 030000H - 037FFFH
1	5	32K-WORD	028000H - 02FFFFH
	4	32K-WORD	020000H - 027FFFH
1	3	32K-WORD	018000H - 01FFFFH
1	2	32K-WORD	010000H - 017FFFH
1	1	32K-WORD	008000H - 00FFFFH 000000H - 007FFFH
L	0	32K-WORD	

Figure 2. Memory Map (Top Parameter)

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes	
Manufacturer Code	Manufacturer Code	0000H	00B0H	1	
Device Code	Top Parameter Device Code	0001H	00BAH	1, 2	
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3	
Code	Block is Locked	Block Address	$DQ_0 = 1$	3	
	Block is not Locked-Down	+2	$DQ_1 = 0$	3	
	Block is Locked-Down		DQ ₁ = 1	3	
Device Configuration Code	Read Configuration Register	0005H	RCRC	1, 4	
	Partition Configuration Register	0006H	PCRC	1, 5	
OTP	OTP Lock	0080H	OTP-LK	1, 6	
	OTP	0081-0088H	OTP	1, 7	

1. The address A_{21} - A_{16} are shown in below table for reading the manufacturer code, device code, device code and OTP data.

- 2. Top parameter device has its parameter blocks in the plane3 (The highest address).
- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.
- DQ_{15} - DQ_{2} are reserved for future implementation. 4. RCRC=Read Configuration Register Code.
- 5. PCRC=Partition Configuration Register Code.
- 6. OTP-LK=OTP Block Lock configuration.
- 7. OTP=OTP Block data.

Partition C	Configuration I	Register ⁽²⁾	Address (64M-bit device)
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (64M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 15 for the partition configuration register.

omer Programmable Area
ctory Programmed Area
r Future Implementation (DQ15-DQ2)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

				Tai	ole 5. Bi	us Opera	tion(1, 2)				
Mode	Notes	RST#	CE#	OE#	WE#	ADV#	WP#	Address	V _{PP}	DQ ₀₋₁₅	WAIT
Read Arra;y	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	Х	X	Х	D _{OUT}	See NOTE 8
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	Х	Х	Х	Х	High Z	$V_{I\!L} \text{or} V_{I\!H}$
Standby		V _{IH}	V _{IH}	Х	Х	Х	Х	Х	Х	High Z	High Z
Reset	3	V _{IL}	Х	Х	Х	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	X	See Table 3 and Table 4	X	See Table 3 and Table 4	V_{IL} or V_{IH}
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	Х	See Appendix	Х	See Appendix	V_{IL} or V_{IH}
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	Х	Х	Х	D _{IN}	$V_{I\!L} \text{or} V_{I\!H}$

Table 5. Bus $Operation^{(1, 2)}$

1. Refer to DC Characteristics. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but cannot be altered. 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or $V_{PPH1/2}$ for V_{PP} . See DC Characteristics for V_{PPLK} and $V_{PPH1/2}$ voltages. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when $V_{PP}=V_{PPH1/2}$ and $V_{CC}=1.7V-1.95V$. Command writes involving advanced factory program are reliably executed when $V_{PP}=V_{PPH2}$ and $V_{CC}=1.7V-1.95V$.

5. Refer to Table 6 for valid D_{IN} during a write operation.
6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F640BN series for more information about query code.

8. WAIT indicates data valid in synchronous burst modes. WAIT is used only for synchronous burst mode.

	Т	able 6. C	Command	Definitions ⁽¹	1)			
	Bus]	First Bus Cyc	ele	Se	econd Bus C	ycle
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Advanced Factory Program	≥2	5,9	Write	WA0	30H	Write	WA0	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	СОН	Write	OA	OD
Set Read Configuration Register	2		Write	RCRC	60H	Write	RCRC	03H
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F640BN series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. WA0=First address for the Advanced Factory Program command.

OA=Address of OTP block to be read or programmed (See Figure 3).

RCRC=Read configuration register code presented on the addresses A_0 - A_{15} .

PCRC=Partition configuration register code presented on the address A_0 - A_{15} .

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F640BN series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

- WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
- OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
- N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, read configuration register code, partition configuration register code and the data within OTP block (See Table 3 and Table 4).

The Read Query command is available for reading CFI (Common Flash Interface) information.

- 5. Block erase, advanced factory program or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH}.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F640BN series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Advanced factory program and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V_{IL}. When WP# is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

		Cu	rrent State		(2)
State	WP#	DQ1 ⁽¹⁾	DQ ₀ ⁽¹⁾	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, advanced factory program and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after L	Result after Lock Command Written (Next State)				
State	WP#	DQ_1	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾			
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾			
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾			
[111]	1	1	1	No Change	[110]	No Change			

Table 8.	Block Locking State	Transitions upon	Command Write ⁽⁴⁾
----------	---------------------	------------------	------------------------------

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH} .

Durations State		Current S	State		Result after WP# Tr	ansition (Next State)
Previous State	State	WP#	DQ ₁	DQ_0	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$
-	[000]	0	0	0	[100]	-
-	[001]	0	0	1	[101]	-
[110] ⁽²⁾	[011]	0	1	1	[110]	-
Other than $[110]^{(2)}$	[011]	0	1	1	[111]	-
-	[100]	1	0	0	-	[000]
-	[101]	1	0	1	-	[001]
-	[110]	1	1	0	-	[011] ⁽³⁾
-	[111]	1	1	1	-	[011]

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to V_{IL}.

2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

LHF64N14

		Та	ble 10. Status I	Register Definiti	on			
R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BES	PBPAFPOPS	VPPS	PBPSS	DPS	PPES	
7	6	5	4	3 2 1 0				
ENHANCE	= RESERVED F MENTS (R) E STATE MACH		(WSMS)	State Machine).	NOT ndicates the status Even if the SR.7 i tition when the de	of the partition, s "1", the WSM	may be occupied	
1 = Block	K ERASE SUS Erase Suspende Erase in Progres	d	(BESS)		determine block ogram or OTP pro .7="0".			
1 = Error i	K ERASE STA n Block Erase ssful Block Eras			program, (page lock-down bit,	SR.4 are "1"s afte buffer) program, s set read confi gister attempt, an	set/clear block lo guration registe	ock bit, set block er, set partition	
ADVA OTP 1 = Error i	E BUFFER) PRO ANCED FACTO PROGRAM ST n (Page Buffer) aced Factory Pro	ORY PROGRAM ATUS (PBPAF) Program,	POPS)	WSM interrogat Erase, Advanced Program comma	provide a continu- ties and indicates I Factory Program and sequences. S k when $V_{PP} \neq V_{PPI}$	the V _{PP} level on, (Page Buffer) R.3 is not guar	only after Block Program or OTP anteed to report	

SK.4 =	(PAGE BUFFER) PROGRAM,	SK.5 does not provide a continuous indication of vpp level. The
	ADVANCED FACTORY PROGRAM AND	WSM interrogates and indicates the $V_{\mbox{\sc PP}}$ level only after Block
	OTP PROGRAM STATUS (PBPAFPOPS)	Erase, Advanced Factory Program, (Page Buffer) Program or OTP
1 =	Error in (Page Buffer) Program,	Program command sequences. SR.3 is not guaranteed to report
	Advanced Factory Program or OTP Program	accurate feedback when $V_{PP} \neq V_{PPH1}$, V_{PPH2} or V_{PPLK} .
0 =	Successful (Page Buffer) Program,	
	Advanced Factory Program or OTP Program	SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase,
SR.3 =	V _{PP} STATUS (VPPS)	Advanced Factory Program, (Page Buffer) Program or OTP
	V _{PP} LOW Detect, Operation Abort	Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the
	V _{PP} OK	block lock configuration codes after writing the Read Identifier
0 -	үрр өк	Codes/OTP command indicates block lock bit status.
	(PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) (Page Buffer) Program Suspended	SR.15 - SR.8 are reserved for future use and should be masked out when polling the status register.
	(Page Buffer) Program in Progress/Completed	
0 =	(rage burlet) Program in Progress/completed	
SR 1 -	DEVICE PROTECT STATUS (DPS)	
	Erase or Program Attempted on a	If SR.7="0" and SR.0="0", the addressed partition is busy and other partition is not busy. In AFP Mode, it indicates that the device is
-	Locked Block, Operation Abort	finished programming or verifying data or is ready for data.
0 =	Unlocked	inisited programming of voringing data of is ready for data.
		If SR.7="0" and SR.0="1", another partition is busy (the addressed
SP 0 -	PARTITION PROGRAM AND ERASE STATUS	partition is not busy). In AFP Mode, it indicates that the device is
SK.0 -	(PPES)	programming or verifying data.
1 =	Another Partition is busy.	
	AFP: Program or Verify busy.	If SR.7="1" and SR.0="0", no partition is busy. In AFP Mode, it
0 =	Depending on status of SR.7.	indicates that the device has exited AFP mode.
Ŭ	The addressed partition is busy or no partition is	
	busy.	
	AFP: Program or Verify done, AFP ready.	SR.7="1" and SR.0="1" will not occur.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
SR.15-8 = RI ENHANCE SR.7 = STAT 1 = Page E 0 = Page E	ESERVED FOR I EMENTS (R) E MACHINE S Buffer Program a Buffer Program r	FUTURE TATUS (SMS) available not available		After issue a XSR.7="1" in If XSR.7 is "0" Buffer Prograt check if page b XSR.15-8 and should be ma	NOT a Page Buffer dicates that the o ", the command (E8 buffer is available d XSR.6-0 are asked out when	TES: Program co entered comm is not accepted BH) should be e or not. reserved for	mmand (E8I and is accepte and a next Pa issued again future use a

RM	R	FC2	FC1	FC0	WT	DOC	WC
15	14	13	12	11	10	9	8
BS	CC	R	R	BW	BL2	BL1	BL0
7	6	5	4	3	2	1	0
RCR.15 = READ MODE (RM) 0 = Synchronous Burst Reads Enabled 1 = Asynchronous Reads Enabled (Default) RCR.14 = RESERVED FOR FUTURE ENHANCEMENTS (R) RCR.13-11 = FREQUENCY CONFIGURATION (FC2-0) 000 = Code 0 reserved for future use 001 = Code 1 reserved for future use				main and par register, query configuration c RCR.14, RCR.	odes support sin 5 and RCR.4 b	fects the read Read operat codes, OTP b ngle read cycle	ions for statu lock and devid s. d for future us
010 = Code $011 = Code$ $100 = Code$ $101 = Code$ $110 = Code$ $110 = Code$ $111 = Code$ $RCR.10 = WA$	e 2 e 3 e 4 e 5 e 6 reserved for e 7 reserved for	future use future use (Def LARITY (WT)	,	11.	egister. ency Configura a about the free	tion in Table 1 Juency configu	13 and Figure ration RCR.13
1 = WAIT RCR.9 = DATA 0 = Hold D 1 = Hold D	signal is active A OUTPUT CO Data for One Clo Data for Two Clo	high (Default) NFIGURATIO ock ocks (Default)	N (DOC)	for future imple	combinations of ementations and ly when WAIT	l should not be	
0 = WAIT $1 = WAI'$ (Defau	lt)	g Delay ne Data Cycle	Before Delay	Refer to Figure 5 for information about Data Output configuration RCR.9.			
0 = Intel B 1 = Linear	Burst Order (D	efault)		Refer to Table configuration R	le 14 for info RCR.3.	ormation abou	ıt Burst Wra
0 = Burst S 1 = Burst S (Defau	Starts and Data llt)	Output on Fallin Output on Risi	ng Clock Edge				
(R)		ANCEMENTS	All the bits in after power-up	the read config or device reset.		er are set to "1
0 = Wrap I by RC 1 = No Wr	R.2-0	hin Burst Lengt within Burst Le		When the bit R	CR.15 is set to	"1", other bits a	are invalid.
001 = 4 We 010 = 8 We 011 = Rese		use)				

	Read Co	nfiguration	Register	Frequency	Input Clock Frequency (V _{CC} =1.7V-1.95V)	
	RCR.13	RCR.12	RCR.11	Configuration Code	70ns	
	0	1	0	2	≤40MHz	
	0	1	1	3	≤ 52MHz	
	1	0	0	4	$\leq 66 MHz$	
	1	0	1	5	TBD	
CLK (C)						
A ₂₁₋₀ (A)		ESS >				
ADV# (V)	<u></u>	Code				
DQ ₁₅₋₀ (D/Q)		Code	3		VALID OUTPUT VALID OUTPUT OUTPUT	VALID OUTPUT
DQ ₁₅₋₀ (D/Q)		Code	4		VALID VALID VALID OUTPUT OUTPUT OUTPUT	VALID OUTPUT
DQ ₁₅₋₀ (D/Q)		Code	5		VALID VALID OUTPUT OUTPUT	VALID OUTPUT
DQ ₁₅₋₀ (D/Q)					VALID OUTPUT	VALID OUTPUT



Figure 5. Data Output Configuration Table 14. Read Sequence and Burst Length Burst Addressing Sequence [Decimal] Starting Burst Address 4-Word Burst Length 8-Word Burst Length Cotinuous Burst Wrap⁽¹⁾ (RCR.2-0=001) (RCR.2-0=010) (RCR.2-0=111) (RCR.3=) [Decimal] Linear Intel Linear Linear Intel 0 0 0-1-2-3 0-1-2-3 0-1-2-3-4-5-6-7 0-1-2-3-4-5-6-7 0-1-2-3-4-5-6... 1-2-3-0 1-0-3-2 1-2-3-4-5-6-7-0 1-0-3-2-5-4-7-6 1-2-3-4-5-6-7... 1 0 2 0 2-3-0-1 2-3-0-1 2-3-4-5-6-7-0-1 2-3-0-1-6-7-4-5 2-3-4-5-6-7-8... 3 0 3-0-1-2 3-2-1-0 3-4-5-6-7-0-1-2 3-2-1-0-7-6-5-4 3-4-5-6-7-8-9... 4 0 4-5-6-7 4-5-6-7 4-5-6-7-0-1-2-3 4-5-6-7-0-1-2-3 4-5-6-7-8-9-10... 5 0 5-6-7-4 5-4-7-6 5-6-7-0-1-2-3-4 5-4-7-6-1-0-3-2 5-6-7-8-9-10-11... 6 0 6-7-4-5 6-7-4-5 6-7-0-1-2-3-4-5 6-7-4-5-2-3-0-1 6-7-8-9-10-11-12... 7 0 7-4-5-6 7-6-5-4 7-0-1-2-3-4-5-6 7-6-5-4-3-2-1-0 7-8-9-10-11-12-13... ÷ ÷ ÷ ÷ : ÷ 14-15-8-9-14-15-12-13-14-15-12-13 14-15-12-13 14 0 14-15-16-17-18-19-20.. 10-11-12-13 10-11-8-9 15-8-9-10-15-14-13-12-0 15-12-13-14 15-14-13-12 15-16-17-18-19-20-21.. 15 11-10-9-8 11-12-13-14 : : 0-1-2-3-4-5-6... 0 0-1-2-3 NA 0-1-2-3-4-5-6-7 NA 1 1 1-2-3-4 NA 1-2-3-4-5-6-7-8 NA 1-2-3-4-5-6-7... 1 NA 2 1 2-3-4-5 NA 2-3-4-5-6-7-8-9 2-3-4-5-6-7-8... 3 1 3-4-5-6 NA 3-4-5-6-7-8-9-10 NA 3-4-5-6-7-8-9... 4 1 4-5-6-7 NA 4-5-6-7-8-9-10-11 NA 4-5-6-7-8-9-10... 5 5-6-7-8 1 NA 5-6-7-8-9-10-11-12 NA 5-6-7-8-9-10-11... 6-7-8-9-6-7-8-9 NA NA 6 1 6-7-8-9-10-11-12... 10-11-12-13 7-8-9-10-7 1 7-8-9-10 NA NA 7-8-9-10-11-12-13... 11-12-13-14 ÷ ÷ ÷ ÷ ÷ 14-15-16-17-14 1 14-15-16-17 NA NA 14-15-16-17-18-19-20... 18-19-20-21 15-16-17-18-

NOTE:

15

1

15-16-17-18

NA

1. The burst wrap bit (RCR.3) determines whether 4- or 8-word burst-accesses wrap within the burst-length boundary or whether they cross word-length boundaries to perform linear accesses.

19-20-21-22

NA

15-16-17-18-19-20-21..

		Table 15. 1	Partition Config	guration Regis	ter Definition				
R	R	R	R	R	PC2	PC1	PC0		
15	14	13	12	11	10	9	8		
R	R	R	R	R	R	R	R		
7	6	5	4	3	2	1	0		
PCR.10-8 = P $000 = Nc$ $001 = Pla$ $(defa$ $010 = Pla$ $(defa$ $011 = Pla$ $(defa$ $011 = Pla$ $110 = Pla$ $110 = Pla$ $110 = Pla$ $110 = Pla$ $101 = Pla$	RESERVED FOI ENHANCEME ARTITION COM o partitioning. Dut ane 1-3 are merge ult in a bottom pa ane 0-1 and Plane ion respectively. ane 0-2 are merge ult in a top param ane 2-3 are merge partitions in the tion is available ane 0-1 are merge partitions in the tion is available ane 1-2 are merge partitions in the tion is available	ENTS (R) IFIGURATION al Work is not a d into one parti- arameter device e2-3 are merged ed into one part- neter device) ed into one part- nis configuration between any two ed into one part- nis configuration	allowed. tion. into one ition. There are on. Dual work o partitions. ition. There are on. Dual work o partitions. ition. There are on. Dual work	e See Figure 6 for the detail on partition configuration.					
PC2 PC1 PC0		ING FOR DUA	L WORK	PC2 PC1 PC0		NING FOR DU			
0 0 0		ARTITION0	PLANE0	0 1 1	PARTITIO	DITINA 2N DIANE1	NI PARTITIONO		
0 0 1	E]	PLANE2	PARTITION0	1 1 0	PARTITION2 PAI	LANE2	011110N0 LANEO		
0 1 0	PARTITIO	NI PART	0/0/111	1 0 1	PARTITION2	PARTITION1 LANE1 LANE1	PARTITION0		
1 0 0	PARTITIONI	PARTITIO IIINEI BIYNEI	0N PLANE0	1 1 1	PARTITION3 PART	LITION2 PARTITIC	ON1 PARTITION0		
		F	Figure 6. Partit	ion Configurat	tion				

 Electrical Specifications Absolute Maximum Ratings[*] Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾ 	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C	 NOTES: Operating temperature is for extended temperature product defined by this specification. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this
Voltage On Any Pin (except V _{CC} and V _{PP})0.5V to V _{CC} +0.5V $^{(2)}$	level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
V_{CC} and V_{CCQ} Supply Voltage0.2V to +2.45V $^{(2)}$	 Maximum DC voltage on V_{PP} may overshoot to +13.0V for periods <20ns. V_{PP} erase/program voltage is normally 1.7V-1.95V. Applying 11.7V-12.3V to V_{PP} during erase/program
V_{PP} Supply Voltage0.2V to +12.6V ^(2, 3, 4)	can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V_{PP} may be connected to 11.7V-12.3V for a total of 80
Output Short Circuit Current 100mA ⁽⁵⁾	hours maximum.5. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	1.7	1.8	1.95	V	1
I/O Supply Voltage	V _{CCQ}	1.7	1.8	1.95	V	1
V _{PP} Voltage when Used as a Logic Control	V _{PPH1}	0.90	1.8	1.95	V	1
V _{PP} Supply Voltage	V _{PPH2}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Parameter Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Main Block Erase Cycling: V _{PP} =V _{PPH2} , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V _{PP} =V _{PPH2} , 80 hrs.				1,000	Cycles	
Maximum V _{PP} hours at V _{PPH2}				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying V_{PP} =11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{PP} =11.7V-12.3V is not allowed and can cause damage to the device.

Min.

Typ.

Condition



1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

Symbol

Parameter

Unit

Max.

1.2.3 DC Characteristics

V_{CC}=1.7V-1.95V

Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current		1	-1.0		+1.0	μΑ	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Cur	rent	1	-1.0		+1.0	μΑ	V _{CCQ} =V _{CCQ} Max., V _{IN} /V _{OUT} =V _{CCQ} or GND
I _{CCS}	V _{CC} Standby Curren	t	1		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CCQ}\pm0.2V,$ $WP\#, ADV\#=$ $V_{CCQ} \text{ or GND}$
I _{CCAS}	V _{CC} Automatic Pow	er Savings Current	1,5		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ CE#=GND \pm 0.2V, WP#, ADV#= V_{CCQ} or GND
I _{CCD}	V _{CC} Reset Power-D	own Current	1		4	20	μΑ	RST#=GND±0.2V
	Average V _{CC} Read Current Normal Mode		1,7		15	25	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,
	Average V _{CC} Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V _{IH} , f=5MHz
т	Average V _{CC} Read Current Synchronous CLK=52MHz	Burst Length=4	1,3,8		15	20	mA	V _{CC} =V _{CC} Max.,
I _{CCR}		Burst Length=8	1,3,8		15	20	mA	CE#=V _{II} ,
		Burst Length= Continuous	1,3,8		25	30	mA	OE#=V _{IH} , f=52MHz
	Average V _{CC} Read	Burst Length=4	1,3,8		20	25	mA	V _{CC} =V _{CC} Max.,
	Current	Burst Length=8	1,3,8		20	25	mA	CE#=V _{IL} ,
	Synchronous CLK=66MHz	Burst Length= Continuous	1,3,8		32	38	mA	OE#=V _{IH} , f=66MHz
r	V _{CC} (Page Buffer) P	rogram,	1,6,8		20	60	mA	V _{PP} =V _{PPH1}
I _{CCW}	Advanced Factory P	rogram Current	1,6,8		10	20	mA	V _{PP} =V _{PPH2}
•			1,6,8		10	30	mA	V _{PP} =V _{PPH1}
I _{CCE}	V _{CC} Block Erase Cu	irrent	1,6,8		4	10	mA	V _{PP} =V _{PPH2}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend	-	1,2,8		10	200	μΑ	CE#=V _{IH}
I _{PPS} I _{PPR}	V _{PP} Standby or Read	d Current	1,7,8		2	5	μΑ	V _{PP} ≤V _{CC}
T	V _{PP} (Page Buffer) P	rogram,	1,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPW}	Advanced Factory P		1,6,7,8		10	30	mA	V _{PP} =V _{PPH2}
T	V Block Frace C-	rrant	1,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPE}	V _{PP} Block Erase Cu	irent	1,6,7,8		5	15	mA	V _{PP} =V _{PPH2}

		V _{CC} =1	.7V-1.95	V			
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
Innua	V _{PP} (Page Buffer) Program	1,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPWS}	Suspend Current	1,7,8		10	200	μΑ	V _{PP} =V _{PPH2}
I _{PPES}	V _{PP} Block Erase Suspend Current	1,7,8		2	5	μΑ	V _{PP} =V _{PPH1}
*PPES	t pp Dioek Llase Buspend Current	1,7,8		10	200	μΑ	V _{PP} =V _{PPH2}
V _{IL}	Input Low Voltage	6	-0.4		0.4	V	
V _{IH}	Input High Voltage	6	V _{CCQ} -0.4		V _{CCQ} + 0.4	V	
V _{OL}	Output Low Voltage	6			0.1	V	V _{CC} =V _{CC} Min., V _{CCQ} =V _{CCQ} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	6	V _{CCQ} -0.1			V	V _{CC} =V _{CC} Min., V _{CCQ} =V _{CCQ} Min., I _{OH} =-100µA
V _{PPLK}	V _{PP} Lockout during Normal Operations	4,6,7			0.4	V	
V _{PPH1}	V _{PP} during Block Erase, (Page Buffer) Program or OTP Program Operations	7	0.9	1.8	1.95	V	
V _{PPH2}	V _{PP} during Block Erase, Advanced Factory Program, (Page Buffer) Program or OTP Program Operations		11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.0			V	

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =1.8V and T_A =+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .

3. The burst wrap bit (RCR.3) determines whether 4- or 8-word burst-accesses wrap within the burst-length boundary or whether they cross word-length boundaries to perform linear accesses.

4. Block erase, advanced factory program, (page buffer) program and OTP program are inhibited when $V_{PP} \leq V_{PPLK}$, and not guaranteed in the range between $V_{PPLK}(max.)$ and $V_{PPH1}(min.)$, between $V_{PPH1}(max.)$ and $V_{PPH2}(min.)$ and above $V_{PPH2}(max.)$.

5. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVQV}) provide new data when addresses are changed.

6. Sampled, not 100% tested.

7. V_{PP} is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$, block erase, advanced factory program, (page buffer) program and OTP program cannot be executed and should not be attempted. Applying $12V\pm0.3V$ to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying $12V\pm0.3V$ to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

8. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{CLK}	CLK Period		15		ns
$t_{CH}(t_{CL})$	CLK High (Low) Time		5		ns
$t_{CHCL} (t_{CLCH})$	CLK Fall (Rise) Time			2.5	ns
t _{AVCH}	Address Setup to CLK		9		ns
t _{VLCH}	ADV# Setup to CLK		10		ns
t _{ELCH}	CE# Setup to CLK		9		ns
t _{CHQV}	CLK to Output Delay			14	ns
t _{CHQX}	Output Hold from CLK		3		ns
t _{CHAX}	Address Hold from CLK		10		ns
t _{CHTV}	CLK to WAIT Valid			14	ns
t _{ELTV}	CE# Low to WAIT Valid			14	ns
t _{EHTZ}	CE# High to WAIT High Z			20	ns
t _{EHEL}	CE# High between Subsequent Synchronous Reads	3	15		ns
t _{AVVH}	Address Setup to ADV#		10		ns
t _{ELVH}	CE# Setup to ADV#		10		ns
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{ELQV}	CE# to Output Delay	4		70	ns
t _{VLQV}	ADV# to Output Delay			70	ns
t _{VLVH}	ADV# Pulse Width Low		10		ns
t _{VHVL}	ADV# Pulse Width High		10		ns
t _{VHAX}	Address Hold from ADV#		9		ns
t _{APA}	Page Address Access Time			20	ns
t _{GLQV}	OE# to Output Delay	4		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		15	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

V_{CC} =1.7V-1.95V, T_{A} =-40°C to +85°C

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. Applies only to subsequent synchronous reads.

4. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} .























1.2.5 AC Characteristics - Write Operations^{(1), (2)}

V_{CC}=1.7V-1.95V, T_A=-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		70		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
t _{ELWL} (t _{WLEL})	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
t _{WLWH} (t _{ELEH})	WE# (CE#) Pulse Width	4	45		ns
t _{VLVH}	ADV# Pulse Width		10		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High	8	45		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High	8	45		ns
t _{VLWH} (t _{VLEH})	ADV# Setup to WE# (CE#) Going High		45		ns
t _{AVVH}	Address Setup to ADV# Going High		10		ns
t _{WHEH} (t _{EHWH})	CE# (WE#) Hold from WE# (CE#) High		0		ns
t _{WHDX} (t _{EHDX})	Data Hold from WE# (CE#) High		0		ns
t _{WHAX} (t _{EHAX})	Address Hold from WE# (CE#) High		0		ns
t _{VHAX}	Address Hold from ADV# High		9		ns
t _{WHWL} (t _{EHEL})	WE# (CE#) Pulse Width High	5	25		ns
t _{SHWH} (t _{SHEH})	WP# High Setup to WE# (CE#) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	V _{PP} Setup to WE# (CE#) Going High	3	200		ns
t _{WHGL} (t _{EHGL})	Write Recovery before Read		30		ns
t _{QVSL}	WP# High Hold from Valid SRD	3, 6	0		ns
t _{QVVL}	V _{PP} Hold from Valid SRD	3, 6	0	1	ns
t _{WHR0} (t _{EHR0})	WE# (CE#) High to SR.7 Going "0"	3, 7		t _{AVQV} + 19	ns

NOTES:

2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{eLWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling

edge of CE# or WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
6. V_{PP} should be held at V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at V_{PP}=V_{PPH2} until determination of advanced factory program success (SR.0/1/3/4=0).
7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.

8. Refer to Table 6 for valid address and data for block erase, advanced factory program, (page buffer) program, OTP program or lock bit configuration.

^{1.} The timing characteristics for reading the status register during block erase, advanced factory program, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for readonly operations.



SHARP

LHF64N14



Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	RST# Low to Reset during Erase or Program	1, 3, 4		20	μs
t _{2VPH}	V _{CC} 1.7V to RST# High	1, 3, 5	100		ns
t _{VHQV}	V _{CC} 1.7V to Output Delay	3		1	ms

NOTES:

A reset time, t_{PHQV}, is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHQV}.
 t_{PLPH} is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, advanced factory program, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

SHARP

1.2.7	Block Erase, Advanced Factory Program, (Page Buffer) Program and OTP Program
	Performance ⁽³⁾

			PBP (Page Buffer) is		/ _{PP} =V _{PP} In Syster			′ _{PP} =V _{PPI} ∕Ianufactu		
Symbol	Parameter	Notes	Used, AFP (Advanced Factory Program) is Used or not	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	Unit
		2	-		0.09	0.23		0.04	0.07	s
t _{WPB}	4K-Word Parameter Block Program Time	2	PBP		0.05	0.2		0.02	0.06	s
		2, 6, 7	AFP		-	-		0.015	-	s
		2	-		0.72	1.8		0.31	0.6	s
t _{WMB}	32K-Word Main Block Program Time	2	PBP		0.34	1.4		0.17	0.5	s
		2, 6	AFP		-	-		0.12	-	s
	Word Program Time	2	-		22	150		9	130	μs
t _{WHQV1} /		2	PBP		10	100		5	90	μs
t _{EHQV1}		2,6	AFP		-	-		3.5	16	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	-		72	800		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	2.5		0.2	2.5	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	4		0.5	4	s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs
	Latency Time for AFP Set-Up	2, 6	AFP		-	-		-	5	μs
t _{ARES}	Latency for AFP Verify Transition	2, 6	AFP		-	-		2.7	5.6	μs
	Latency for AFP Verify	2,6	AFP		-	-		1.7	130	μs

 $V_{CC}=1.7V-1.95V$, $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

NOTES:

1. Typical values measured at V_{CC} =1.8V, V_{PP} =1.8V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter 6. AFP mode is allowed only when T_A=+20°C to +30°C.
7. In AFP mode, eight 4K-word parameter blocks are programmed at a time. Specification shown above is the program time

per each 4K-word parameter block.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

Sampled, not 100% tested.
 This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name		
AP-001-SD-E	Flash Memory Family Software Drivers		
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory		
АР-007-SW-Е	RP#, V _{PP} Electric Potential Switching Circuit		

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP[®]

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819