National Semiconductor

LH4033C/LH4063C Fast and Ultra Fast Buffer Amplifiers

General Description

The LH4033C and LH4063C are high speed, FET input, voltage follower/buffers designed to provide high current drive at frequencies from DC to over 100 MHz. The LH4033C will provide ±10 mA into 1 k Ω loads (±100 mA peak) at slew rates of 1500 V/ μ s. The LH4063C will provide ±250 mA into 50 Ω loads (±500 mA peak) at slew rates of up to 6000 V/ μ s. In addition, both exhibit excellent phase linearity up to 20 MHz.

Both are intended to fulfill a wide range of buffer applications such as high speed line drivers, video impedance transformation, nuclear instrumentation amplifiers, op amp isolation buffer for driving reactive loads and high impedance input buffers for high speed ADCs and comparators. In addition, the LH4063C can continuously drive 50Ω coaxial cables or be used as a diddle yoke driver for high resolution CRT displays. For additional applications information, see AN-48.

These devices are constructed using specially selected junction FETs and active laser trimming to achieve guaranteed performance specifications. The LH4033C and LH4063C are specified from -25° C to $+85^{\circ}$ C. The LH4033C is available in a 16-pin plastic DIP. The LH4063C is available in an 11-lead TO-220 package.

Features Fast (LH4063)

Fast rise times

High current gain

6000 V/µs


- Wide range single or dual supply operation
- Wide power bandwidth DC to 100 MHz
- High output drive ± 10V with 50Ω load
- Low phase non-linearity
- 2 ns
 - 120 dB


r

 $10^{10}\Omega$

High input resistance Applications

- High speed ATE
- Coaxial cable driver
- Isolation buffer
- High speed S/H amplifier
- High frequency filter
- Flash A/D buffer





TL/K/10008-2

16-Lead Molded Dual-In-Line Package Order Number LH4033CN See NS Package Number N16A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V $^+$ $-$ V $^-$)	40V
Maximum Power Dissipation (See Curves)	
LH4063C	5W
LH4033C	1.5W
Maximum Junction Temperature	175°C
Input Voltage	±Vs
Continuous Output Current	
LH4063C	±250 mA
LH4033C	±100 mA

Peak Output Current	
LH4063C	± 500 mA
LH4033C	±250 mA
Operating Temperature Range LH4033C and LH4063C	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

DC Electrical Characteristics $v_S = \pm 15V, \, T_{MIN} \leq T_A \leq T_{MAX}$ unless otherwise specified (Note 1)

Parameter		Limits LH4033C			Units
	Conditions				
		Min	Тур	Max]
Output Offset Voltage	$R_{S} = 100\Omega, T_{J} = 25^{\circ}C, V_{IN} = 0V$ $R_{S} = 100\Omega$ (Note 2)		12	20 25	mV mV
Average Temperature Coefficient of Offset Voltage	$R_S = 100\Omega$, $V_{IN} = 0V$ (Note 3)		50	100	μV/°C
Input Bias Current	$ \begin{array}{ll} V_{IN}=0V & T_J=25^\circ C \mbox{ (Note 2)} \\ T_A=25^\circ C \mbox{ (Note 4)} \\ T_J=T_A=T_{MAX} \end{array} $			500 5.0 20	pA nA nA
Voltage Gain	$V_{O} = \pm 10V, R_{S} = 100\Omega, \\ R_{L} = 1.0 \text{ k}\Omega$	0.96	0.98	1.00	V/V
Input Impedance	$R_L = 1 k\Omega$	10 ¹⁰	1011		Ω
Output Impedance	$V_{IN} = \pm 1.0V, R_{L} = 1.0k$		6.0	10	Ω
Output Voltage Swing	$V_{I} = \pm 14V, R_{L} = 1.0k$ $V_{I} = \pm 10.5V, R_{L} = 100\Omega, T_{A} = 25^{\circ}C$	±12 ±9.0			v v
Supply Current	V _{IN} = 0V (Note 5), No Load		21	24	mA
Power Consumption	V _{IN} = 0V (No Load)		630	720	mW

AC Electrical Characteristics $T_A = 25^{\circ}C$, $V_S = \pm 15V$, $R_S = 50\Omega$, $R_L = 1.0 \text{ k}\Omega$ (Note 6)

		Limits LH4033C			
Parameter	Conditions				Units
		Min	Тур	Max	
Slew Rate	$V_{IN} = \pm 10V$	1000	1400		V/µs
Bandwidth	$V_{IN} = 1.0 V_{rms}$		100		MHz
Phase Non-Linearity	BW = 1.0 to 20 MHz		2.0		Degrees
Rise Time	$\Delta V_{IN} = 0.5V$		3.2		ns
Propagation Delay	$\Delta V_{IN} = 0.5V$		1.5		ns
Harmonic Distortion	f > 1 kHz		<0.1		%

Note 1: LH4033C is 100% production tested at 25°C only. Specifications at temperature extremes are verified by sample testing, but these limits are not used to calculate outgoing quality level.

Note 2: Specification is at 25°C junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed the value at $T_J = 25^{\circ}$ C. When supply voltages are \pm 15V, no-load operating junction temperature may rise 40–60°C above ambient, and more under load conditions. Accordingly, V_{OS} may change one to several mV, and I_B will change significantly during warm-up. Refer to I_B vs. temperature graph for expected values. Note 3: LH4033C is sample tested only. Limits are not used to calculate outgoing quality levels. $\Delta V_{OS}/\Delta T$ is the average value calculated from measurements at 25°C and T_{max}.

Note 4: Measured in still air 7 minutes after application of Power. Guaranteed through correlated automatic pulse testing.

Note 5: Guaranteed through automatic pulse testing at $T_J = 25^{\circ}C$.

Note 6: Not 100% production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.

4-87

Parameter	Conditions	Limits LH4063C			Units
		Output Offset Voltage	$\label{eq:RS} \begin{split} &R_S \leq 100 \; k\Omega, T_J = 25^\circ C \\ &R_L = 100\Omega \; (\text{Note 2}) \end{split}$		10
Average Temperature Coefficient of Output Offset Voltage	$R_{S} \le 100 \text{ k}\Omega$		300		μV/°C
Input Bias Current	T _J = 25°C (Note 2)		10	30 100	nA ⁻ nA
Voltage Gain	$V_{\text{IN}} = \pm 10 \text{V}, \text{R}_{\text{S}} = 100 \text{ k}\Omega, \\ \text{R}_{\text{L}} = 1.0 \text{ k}\Omega$	0.94	0.96	1.0	 V/V
	$\begin{split} V_{\text{IN}} &= \pm 10 \text{V}, \text{R}_{\text{S}} = 100 \text{ k}\Omega, \\ \text{R}_{\text{L}} &= 50 \Omega, \text{T}_{\text{J}} = 25^{\circ}\text{C} \end{split}$	0.91	0.93	0.98	V/V
Input Capacitance	Case Shorted to Output		8.0		pF
Output Impedance	$\label{eq:VOUT} \begin{array}{l} V_{OUT} = \ \pm \mbox{10V}, \mbox{R}_S \leq 100 \ \mbox{k}\Omega \\ \mbox{R}_L = \mbox{50}\Omega \end{array}$		1.0	4.0	Ω
Output Current Swing	$V_{IN} = \pm 10V, R_S \le 100 k\Omega$	0.2	0.25		Amps
Output Voltage Swing	$R_L = 50\Omega$	± 10	±13		v
+	$V_{S} = \pm 5.0V, R_{L} = 50\Omega,$ $T_{J} = 25^{\circ}C$	5.09	7.0		V _{P-P}
Supply Current	$T_J = 25^{\circ}C, R_L = \infty, V_S = \pm 15V$ (Note 3)		35	65	mA
	$V_{\rm S} = \pm 5.0 V$ (Note 3)		50		mA
Power Consumption	$T_J = 25^{\circ}C, R_L = \infty,$ $V_S = \pm 15V$		1.05	1.95	w
	$V_{S} = \pm 5.0V$		500		mW

AC Electrical Characteristics T_J = 25°C, V_S = $\pm\,15V,\,R_L$ = 50 Ω (Note 4), R_S = 50 Ω


Parameter		Limits			
	Conditions	3		LH4063C	
		Min	Тур	Мах	
Slew Rate	$R_{L} = 1.0 \text{ k}\Omega, V_{IN} = \pm 10V$		6000		V/µs
	$V_{IN} = \pm 10V, T_{J} = 25^{\circ}C$	2000	2400		V/µs
Bandwidth	$V_{IN} = 1.0 V_{rms}$		200		MHz
Phase Non-Linearity	BW = 1.0 to 20 MHz		2.0		Degrees
Rise Time	$\Delta V_{IN} = 0.5V$		1.9		ns
Propagation Delay	$\Delta V_{IN} = 0.5V$		2.1		ns
Harmonic Distortion			<0.1		%


Note 1: LH4063C is 100% production tested at 25°C only. Specifications at temperature extremes are verified by sample testing, but these limits are not used to calculate outgoing quality level.

Note 2: Specification is at 25°C junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed the value at $T_J = 25^\circ$ C. When supply voltages are \pm 15V, no-load operating junction temperature may rise 40–60°C above ambient, and more under load conditions. Accordingly, V_{QS} may change one to several mV, and I_B and I_{QS} will change significantly during warm-up. Refer to I_B and I_{QS} vs. temperature graph for expected values.

Note 3: Guaranteed through correlated automatic pulse testing at $T_J = 25^{\circ}C$.

Note 4: Not 100% production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.






mended and power supplies should be decoupled at each device with low inductance capacitors. **Offset Voltage Adjustment:** Both the LH4033C's and LH4063C's offset voltages have been actively trimmed by laser to meet guaranteed specifications when the offset preset pin is shorted to the offset adjust pin. This pre-calibration allows the devices to be used in most DC or AC applications without individually offset nulling each device. If offset preset pin open and connecting a trim pot of 200Ω for the

LH4033C or 1 k Ω for the LH4063C between the offset ad-

just pin and V- as illustrated in Figures 1 and 2.

LH4033C/LH4063C






FIGURE 2. Offset Zero Adjust for LH4063C

4-90

Application Hints (Continued)

Operation from Single or Asymmetrical Power Supplies: Both device types may be readily used in applications where symmetrical supplies are unavailable or not desirable. A typical application might be an interface to a MOS shift register where $V^+ = +5V$ and $V^- = -12V$. In this case, an apparent output offset occurs due to the device's voltage gain of less than unity. This additional output offset error may be predicted by:

$$\Delta V_{\rm O} \cong (1 - A_{\rm V}) \frac{({\rm V}^+ - {\rm V}^-)}{2} = 0.005 \, ({\rm V}^+ - {\rm V}^-)$$

where.

- Av = No load voltage gain, typically 0.99
- V+ = Positive supply voltage
- V-= Negative suply voltage

R


For the above example, ΔV_{O} would be -35 mV. This may be adjusted to zero by offset voltage adjustment described earlier. For AC coupled applications, no additional offset occurs if the DC input is properly biased as illustrated in the "typical applications" section.

Short Circuit Protection: In order to optimize transient response and output swing, output current limit has been omitted from the LH4033 and LH4063. Short circuit protection may be added by inserting appropriate value resistors between V⁺ and V_C⁺ pins and V⁻ and V_C⁻ pins as illustrated in Figures 3 and 4. Resistor values may be predicted by: ...

where:

$$\lim_{c \to \infty} \approx \frac{\sqrt{1}}{|s_c|} = \frac{\sqrt{1}}{|s_c|}$$

3C ls $I_{SC} \le 250 \text{ mA}$ for LH4063C




TI /K/10008-7 FIGURE 3. LH4033C Using Resistor Current Limiting

The inclusion of limiting resistors in the collectors of the output transistors reduces output voltage swing. Decoupling V_C⁺ and V_C⁻ pins with capacitors to ground will retain full output swing for transient pulses. Alternate active current limit techniques that retain full DC output swing are shown in Figures 5, 6 and 7. In Figures 5 and 6, the current sources are saturated during normal operation thus apply full supply voltage to the V_C pins. Under fault conditions, the voltage decreases as required by the overload. For Figure 5:


$$R_{\text{LIM}} = \frac{V_{\text{BE}}}{I_{\text{SC}}} = \frac{0.6V}{60 \text{ mA}} = 10\Omega$$

In Figure 6, guad transistor arrays are used to minimize part count and:



TL/K/10008-8

FIGURE 4. LH4063C Using Resistor Current Limiting



Using Current Sources

LH4033C/LH4063C

Application Hints (Continued)




FIGURE 6. LH4063C Current Limiting Using Current Sources

Capacitance Loading: Both the LH4033C and LH4063C are designed to drive capacitive loads such as coaxial cables in excess of several thousand picofarads without susceptibility to oscillation. However, peak current resulting from (CdV/dt) should be limited below absolute maximum peak current ratings for the devices.

Thus for the LH4033C:

$$\left(\frac{\Delta V_{\text{IN}}}{\Delta t}\right) \times C_{\text{L}} \le 1_{\text{OUT}} \le \pm 250 \text{ mA}$$

and for the LH4063C:

$$\left(\frac{\Delta V_{IN}}{\Delta t}\right) \times C_{L} \le I_{OUT} \le \pm 500 \text{ mA}$$

In addition, power dissipation resulting from driving capacitive loads plus standby power should be kept below total package power rating:

$$\begin{array}{l} P_{diss} \geq P_{DC} + P_{AC} \\ p_{kg} \\ \geq (V^+ - V^-) \times I_S + P_{AC} \\ P_{AC} \cong (V_{P,P})^2 \times f \times C_I \end{array}$$

where V_{P-P} = Peak-to-peak output voltage swing f = Frequency

C_L = Load Capacitance

Operation Within an Op Amp Loop: Both devices may be used as a current booster or isolation buffer within a closed loop with op amps such as LH0032, LH0062, or LM118. An isolation resistor of 47 Ω should be used between the op amp output and the input of LH4033C. The wide bandwidths and high slew rates of the LH4033C and LH4063C assure that the loop has the characteristics of the op amp and that additional rolloff is not required.


Hardware: In order to utilize the full drive capabilities of both devices, each should be mounted with a heat sink particularly for extended temperature operation.

DESIGN PRECAUTION


Power supply bypassing is necessary to prevent oscillation with both the LH4033C and LH4063C in all circuits. Low inductance ceramic disc capacitors with the shortest practical lead lengths must be connected from each supply lead (within <1/4" to 1/2" of the device package) to a ground plane. Capacitors should be one or two 0.1 μ F in parallel for the LH4033C; adding a 4.7 μ F solid tantalum capacitor will help in troublesome instances. For the LH4063C, two 0.1 μ F ceramic and one 4.7 μ F solid tantalum capacitors in parallel will be necessary on each supply lead.


Schematic Diagrams






TL/K/10008-11







Typical Applications (Continued)

