National Semiconductor

PRELIMINARY

±1 mV

LH4162A/LH4162/LH4162C Dual High Speed Operational Amplifier

General Description

The LH4162 high-speed amplifier exhibits an excellent speed-power product in delivering 300 V/ μ s and 50 MHz unity gain stability with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to \pm 5V.

These amplifiers are built with National's new VIPTM (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high-speed performance without the need for complex and expensive dielectric isolation.

In addition, they are precision laser trimmed to guarantee low offset voltage.

Features


■ High slew rate	300 V/μs
■ High unity gain frequency	50 MHz
■ Low supply current	5 mA
■ Fast settling	120 ns to 0.1%
■ Low differential gain	<0.1%
■ Low differential phase	0.1°
■ Wide supply range	4.75V to 32V

- Stable with unlimited capacitive load
- Well behaved, easy to apply
- A 11. 11

Low offset voltageApplications

- Low differential gain and phase video amplifiers
- Fast pulse amplifiers
- High frequency filters and oscillators

Connection Diagrams



Top View

TL/K/9769-1

Order Number LH4162AH, LH4162H or LH4162CH See NS Package Number H10F

V+(1) 15 OUTPUT (1) 14 V-(1) 13 -INPUT (2) +INPUT(1) 12 +INPUT(2) -INPUT(1) 11 N/C V-(2) 10 OUTPUT (2) 9 V+(2) TL/K/9769-2

Top View

Order Number LH4162AJ, LH4162J or LH4162CJ See NS Package Number J16A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V+ - V-) Differential Input Voltage (Note 8) ±8V

CM Voltage $(V^+ - 0.7V)$ to $(V^- - 7V)$

Output Short Circuit to GND (Note 1) Continuous

Lead Temperature (Soldering, 10 sec.) 260°C Storage Temperature Range -65°C to +150°C Operating Temperature Range (Note 2) -55°C to +125°C

LH4162A/LH4162

-25°C to +85°C LH4162C Max. Junction Temperature 150°C ESD Tolerance (Notes 8 and 9) ±700V

4.75V to 32V Operating Supply Voltage Range

DC Electrical Characteristics (Note 3)

	Conditions	Тур	LH4	162A	LH4	162	LH4162C		_
Parameter			Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Units
Input Offset Voltage		0.5	2 4		3 6		4	6	mV Max
Input Offset Voltage Average Drift		10							μV/°C
Input Bias Current		2	3 6		3 6		5	6	μA Max
Input Offset Current		150	350 800		350 800		1500	1900	nA Max
Input Offset Current Average Drift		0.4							nA/°C
Input Resistance	Differential	325	_						kΩ
Input Capacitance	A _V = +1 @ 10 MHz	1.5							рF
Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L = 2 k\Omega$ (Note 11)	750	550 300		550 300		400	350	V/V Min
	$R_L = 10 k\Omega$	2900						*	V/V
Input Common-Mode Voltage Range	Supply = ±15V	+14.0	+ 13.9 + 13.8		+ 13.9 + 13.8		+ 13.8	+ 13.7	V Min
		-13.2	-12.9 - 12.7		-12.9 - 12.7		-12.8	- 12.7	V Min
	Supply = +5V (Note 6)	4.0	3.9 3.8		3.9 3.8		3.8	3.7	V Min
		1.8	2.0 2.2		2.0 2.2		2.1	2.2	V Max
Common-Mode Rejection Ratio	-10V ≤ V _{CM} ≤ +10V	94	80 74		80 74		72	70	dB Min
Power Supply Rejection Ratio	$\pm 10V \le V^{\pm} \le \pm 16V$	90	80 74		80 74		72	70	dB (Min)
Output Voltage Swing	Supply = $\pm 15V$ and R _L = $2 k\Omega$	+ 14.2	+ 13.5 + 13.3		+ 13.5 + 13.3		+ 13.4	+ 13.3	V Min
		-13.4	-13.0 - 12.7		-13.0 - 12.7		-12.9	-12.8	V Min
	Supply = $+5V$ and R _L = $2 k\Omega$ (Note 6)	4.2	3.5 3.3		3.5 3.3		3.4	3.3	V Min
		1.3	1.7 2.0		1.7 2.0		1.8	1.9	V Max
Output Short Circuit Current	Source	65	30 20		30 20		30	25	mA Min
	Sink	65	30 20		30 20		30	25	mA Min
Supply Current	Per Amplifier	5.0	6.5 6.8		6.5 6.8		6.8	6.9	mA Max

AC Electrical Characteristics (Notes 3 & 7)

Parameter	Conditions	Тур	LH4162A		LH4	162	LH4162C		
			Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Units
Gain-Bandwidth Product	@F = 20 MHz	50	40		40		35		MHz Min
	$V^+ = \pm 5V$	35							MHz
Slew Rate	A _V = +1 (Note 10)	300	225		225		200		V/μs Min
	$V^+ = \pm 5V$	200							V/μs
Power Bandwidth	V _{OUT} = 20 V _{PP}	4.5							MHz
Settling Time	10V Step to 0.1% $A_V = -1$, $R_L = 2 k\Omega$	120							ns
Phase Margin		45	3						Deg
Differential Gain	NTSC, A _V = +4	<0.1							%
Differential Phase	NTSC, A _V = +4	0.1							Deg
Input Noise Voltage	f = 10 kHz	15							nV/√Hz
Input Noise Current	f = 10 kHz	1.5							pA/√HZ

Note 1: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 2: The typical junction-to-ambient thermal resistance of the cerdip (J) package is 85°C/W, and the TO-5 (H) package is 155°C/W. All numbers apply for packages soldered directly into a printed circuit board.

Note 3: Unless otherwise specified, all limits guaranteed for $T_A = T_J = 25^{\circ}C$ with supply voltage $= \pm 15V$, $V_{CM} = 0V$, and $R_L \ge 100 \text{ k}\Omega$. Boldface limits apply over the range listed under "Operating Temperature Range" with $T_A = T_J$ in the "Absolute Maximum Ratings" section.

Note 4: Guaranteed and 100% production tested. These limits are used to calculate outgoing AQL levels.

Note 5: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing AQL levels.

Note 6: For single supply operation, the following conditions apply: $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 2.5V$, $V_{OUT} = 2.5V$.

Note 7: C_L ≤ 5 pF.

Note 8: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially Vos. Ios and Noise).

Note 9: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with 1500Ω.

Note 10: $V_{IN} = 8V$ step. For supply = $\pm 5V$, $V_{IN} = 5V$ step.

Note 11: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.

Typical Performance Characteristics R_L = 10k and T_A = 25°C unless otherwise specified **Power Dissipation** Common-Mode **Power Supply Rejection Ratio** Rejection Ratio Curve WITH HEAT SINK Ta = 25°C 130 120 110 22 COMMON-MODE REJECTION (4B) POWER DISSIPATION (WATT) 80 100 90 80 70 60 50 40 30 20 1.8 1.6 1.4 1.2 1.0 40 8.0 20 0.4 0 10 30 50 70 90 110 130 150 170 100 1k 10k 100k 1M 10M TEMPERATURE, °C FREQUENCY (Hz) FREQUENCY (Hz) **Gain-Bandwidth Propagation Delay** Settling Time vs Product and Rise Time Input Step 16 140 SAIN-BANDWIDTH PRODUCT (MHz) 14 50 120 12 Prop. Delay SETTLING TIME (ns) 40 0.19 100 125°C 30 80 20 60 V_S = ± 15V R_L = 2 kΩ /_{OUT} = ± 0.5V R_I = 10kΩ 10 12 14 -55-35-15 5 25 45 65 85 105 125 2 ٥ +/- SUPPLY VOLTAGE (V) INPUT STEP (V) TEMPERATURE (°C) **Gain-Bandwidth Product** Slew Rate vs Overshoot vs vs Load Capacitance **Load Capacitance Load Capacitance** 1000 400 V_S = ± 15V v(C.L.) = 300 A_V = +1 T_a = 25°C GAIN-BANDWIDTH PRODUCT (MHz 100 300 SLEW RATE (V/µs) OVERSHOOT (%) 10 200 30 20 Neg. 100 10 nF 100 nF عر 0.01 10 pF LOAD CAPACITANCE LOAD CAPACITANCE LOAD CAPACITANCE Frequency Response, Frequency Response, Frequency Response, $A_V = +1$ (Follower) $A_V = -1$ $A_V = +3$ PHASE MARGIN (DEGREES) 0 dB 0dB GAIN

GAIN = 10 dB/DIV

PHASE = 45°/DIV

GAIN = 10 dB/DIV


PHASE = 45°/DIV

10M


GAIN = 10 dB/DIV

PHASE = 45°/DIV


TL/K/9769-3



Typical Performance Characteristics (Continued)




TL/K/9769-6



TL/K/9769-5


Typical AC Characteristics

Step Response; $A_V = +1$



TL/K/9769-8

Gain & Phase; $A_V = +100$



TL/K/9769-9

Application Hints

The LH4162 has been compensated for unity-gain operation. Since this compensation involved adding emitter-degeneration resistors in the op amp's input stage, the open-loop gain was reduced as the stability increased. Gain error due to reduced A_{VOL} is most apparent at high gains.

The LH4162 is unusually tolerant of capacitive loads. Most op amps tend to oscillate when their load capacitance is greater than about 200 pF (especially in low-gain circuits). However, load capacitance on the LH4162 effectively increases its compensation capacitance, thus slowing the op amp's response and reducing its bandwidth.

Power supply bypassing is not as critical for the LH4162 as it is for other op amps in its speed class. However, bypassing will improve the stability and transient response of the LH4162 and is recommended for every design. 0.01 µF to


0.1 μ F ceramic capacitors should be used (from each supply "rail" to ground); if the device is far away from its power supply source, an additional 2.2 μ F to 10 μ F of tantalum may be required for extra noise reduction.

Keep all leads short to reduce stray capacitance and lead inductance, and make sure ground paths are low-impedance, especially where heavier currents will be flowing. Stray capacitance in the circuit layout can cause signal coupling from one pin, input or lead to another, and can cause circuit gain to unintentionally vary with frequency.

Breadboarded circuits will work best if they are built using generic PC boards with a good ground plane. If the op amps are used with sockets, as opposed to being soldered into the circuit, the additional input capacitance may degrade circuit performance.

TL/K/9769-10

Typical Applications




11% tolerance

*Matching determines filter precision


Typical Applications (Continued)

Modulator with Differential-to-Single-Ended Converter



TL/K/9769-11

Full Wave Rectifier



TL/K/9769-12