

LM1524D/LM2524D/LM3524D Regulating Pulse Width Modulator

General Description

The LM1524D family is an improved version of the industry standard LM1524. It has improved specifications and additional features yet is pin for pin compatible with existing 1524 families. New features reduce the need for additional external circuitry often required in the original version.

The LM1524D has a \pm 1% precision 5V reference. The current carrying capability of the output drive transistors has been raised to 200 mA while reducing V_{CEsat} and increasing V_{CE} breakdown to 60V. The common mode voltage range of the error-amp has been raised to 5.5V to eliminate the need for a resistive divider from the 5V reference.


In the LM1524D the circuit bias line has been isolated from the shut-down pin. This prevents the oscillator pulse amplitude and frequency from being disturbed by shut-down. Also at high frequencies (${\simeq}\,300$ kHz) the max. duty cycle per output has been improved to 44% compared to 35% max. duty cycle in other 1524s.

In addition, the LM1524D can now be synchronized externally, through pin 3. Also a latch has been added to insure

one pulse per period even in noisy environments. The LM1524D includes double pulse suppression logic that insures when a shut-down condition is removed the state of the T-flip-flop will change only after the first clock pulse has arrived. This feature prevents the same output from being pulsed twice in a row, thus reducing the possibility of core saturation in push-pull designs.

Features

- Fully interchangeable with standard LM1524 family
- ±1% precision 5V reference with thermal shut-down
- Output current to 200 mA DC
- 60V output capability
- Wide common mode input range for error-amp
- One pulse per period (noise suppression)
- Improved max. duty cycle at high frequencies
- Double pulse suppression
- Synchronize through pin 3



260°C

Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required. Operating Junction Temperature Range J Package (Note 2) please contact the National Semiconductor Sales -55°C to +150°C LM1524D Office/Distributors for availability and specifications. -40°C to +150°C LM2524D Supply Voltage Operating Maximum Junction Temperature N Package (Note 2) Collector Supply Voltage LM2524D -40°C to +125°C (LM1524D) 60V LM3524D 0°C to +125°C (LM2524D) 55V (LM3524D) 40V Maximum Junction Temperature 150° -65°C to +150°C Output Current DC (each) 200 mA Storage Temperature Range 300°C Oscillator Charging Current (Pin 7) 5 mA Lead Temperature (Soldering 10 sec.) J Pkg.

Lead Temperature (Soldering 4 sec.) N Pkg.

1W

Electrical Characteristics (Note 1)

Internal Power Dissipation

	Parameter	Conditions		LM152	4D	LM2524D				LM352		
Symbol			Тур	Tested Limit (Note 3)		Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Тур	Limit	Design Limit (Note 4)	Units
REFER	ENCE SECTION											
V _{REF}	Output Voltage		5	4.95 4.90		5	4.85	4.80	5	4.75		V _{Min}
	Ξ			5.05 5.10			5.15	5.20		5.25		V _{Max}
V _{RLine}	Line Regulation	V _{IN} = 8V to 40V	10	20		10	15	30	10	25	50	mV _{Max}
VRLoad	Load Regulation	I _L = 0 mA to 20 mA	5	15		10	15	25	10	25	50	mV _{Max}
$\frac{\Delta V_{\text{IN}}}{\Delta V_{\text{REF}}}$	Ripple Rejection	f = 120 Hz	66			66			66			dB
los	Short Circuit Current	V _{REF} = 0	50	25 150		50	25 180		50	25 200		mA Min
No	Output Noise	10 Hz ≤ f ≤ 10 kHz	40	150	100	40	100	100	40	200	100	
140	Long Term Stability	$T_A = 125^{\circ}C$	20		100	20		100	20		100	μV _{rms Max} mV/kHr
OSCILL	ATOR SECTION			1	l		l	н	- 1	<u> </u>	·	
fosc	Max. Freq.	$R_T = 1k, C_T = 0.001 \mu F$ (Note 7)	550		500	550		500	350			kHz _{Min}
fosc		$R_T = 5.6$ k, $C_T = 0.01 \mu$ F (Note 7) $R_T = 2.7$ k, $C_T = 0.01 \mu$ F (Note 7)	20	18.5		20	17.5		38	17.5		kHz _{Min}
			_	21.5			22.5			22.5		kHz _{Max}
			38	36			34			30		kHz _{Min}
				40			42			46		kHz _{Max}
Δfosc	Freq. Change with V _{IN}	V _{IN} = 8 to 40V	0.5	1		0.5	1		0.5	1.0		%Max
Δf _{OSC}	Freq. Change with Temp.	$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ at 20 kHz R _T = 5.6k, C _T = 0.01 μ F	5	*		5			5			%
Vosc	Output Amplitude (Pin 3) (Note 8)	$R_T = 5.6k, C_T = 0.01 \mu\text{F}$	3	2.4		3	2.4		3	2.4		V _{Min}
t _{PW}	Output Pulse Width (Pin 3)	$R_T = 5.6k$, $C_T = 0.01 \mu\text{F}$	0.5	1.5		0.5	1.5		0.5	1.5		μs _{Max}

	Parameter	Conditions		LM1524D			LM252	4D		LM352	4D	l
Symbol				Limit	Design Limit (Note 4)	Тур	Limit	Design Limit (Note 4)	Тур	Limit	Design Limit (Note 4)	Units
OSCILL	ATOR SECTION (Co	ntinued)										
	Sawtooth Peak Voltage	$R_T = 5.6k, C_T = 0.01 \mu\text{F}$	3.4	3.6	:	3.4	3.6	3.8		3.8		V _{Max}
0	Sawtooth Valley Voitage	$R_T = 5.6k, C_T = 0.01 \mu\text{F}$	1.1	0.8		1.1	0.8	0.6		0.6		V _{Min}
ERROR-	AMP SECTION											
V _{IO}	Input Offset Voltage	V _{CM} = 2.5V	0.5	5	-11-	2	8	10	2	10		m∨ _{Mε}
l _{IB} ,,	Input Bias Current	V _{CM} = 2.5V	1	5		1	8	10	1,	10		μΑ _{Мε}
lo 🔻	Input Offset Current	V _{CM} = 2.5V	0.5	1		0.5	1.0	1	0.5	1		μΑма
Icosi	Compensation Current (Sink)	$V_{\rm IN(I)} - V_{\rm IN(NI)} = 150 \rm mV$	95	75		95	65		95	65		μA _{Mi}
			_	115			125		_	125		μΑ _{Με}
Icoso	Compensation Current (Source)	$V_{\rm IN(NI)} - V_{\rm IN(I)} = 150 \rm mV$	-95	-115 -75	(-95	-125 -65		-95	-125 -65		μA _{Mi}
Α .	Open Lean Cain	D = m V: = 0.5V	80					60	80		60	μA _{Mε}
AVOL		$R_L = \infty$, $V_{CM} = 2.5 V$	80	74		80	74	60	80	70	60	dB _{Mi}
VCMR	Common Mode Input Voltage Range			1.5 5.5			1.5 5.5	1.4 5.4		1.5 5.5		V _{Min}
CMRR	Common Mode Rejection Ratio	-	90	80		90	80		90	70		dB _{Mi}
G _{BW}	Unity Gain Bandwidth	$A_{VOL} = 0 \text{ dB, } V_{CM} = 2.5V$	3			3			2	J.		MHz
V _O	Output Voltage Swing	R _L = ∞		0.5 5.5			0.5 5.5			0.5 5.5		V _{Mir} V _{Ma}
PSRR	Power Supply Rejection Ratio	V _{IN} = 8 to 40V	80		76	80		70	80	65		db _{Mi}
COMPAI	RATOR SECTION											
		Pin 9 = 0.8V, $[R_T = 5.6k, C_T = 0.01 \mu F]$	0	0		0	0	* .	0	0		%Ma
ton tosc	Maximum Duty Cycle	Pin 9 = 3.9V, $[R_T = 5.6k, C_T = 0.01 \mu F]$	49	47		49	45		49	45		%Mi
	Maximum Duty Cycle	Pin 9 = 3.9V, $[R_T = 1k, C_T = 0.001 \mu F]$	44	40		44	35		44	35		%Mi
VCOMPZ	Input Threshold (Pin 9)	Zero Duty Cycle	1			1			1	4.		٧
V _{СОМРМ}	Input Threshold (Pin 9)	Maximum Duty Cycle	3.5		Tr.	3.5			3.5			٧
I _{IB}	Input Bias Current	2	-1			-1		-7-	-1	٠	()-	μА

	Parameter	Conditions	LM1524D			LM2524D			LM3524D			
Symbol			Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Тур	Limit	Design Limit (Note 4)	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Units
CURRENT	LIMIT SECTION											
V _{SEN}	Sense Voltage	$V_{(Pin 2)} - V_{(Pin 1)} \ge 150 \text{ mV}$	200	190 210		200	180 220		200	180 220		mV _{Mii}
TC-Vsonso	Sense Voltage T.C.		0.2	210		0.2	220		0.2	220		mV _{Ma}
Seliso	Common Mode	$V_5 - V_4 = 300 \text{mV}$	-0.7			-0.7 1			-0.7 1			V _{Min}
SHUT DO	WN SECTION				-		·	<u> </u>		L		
V _{SD}	High Input Voltage	V _(Pin 2) − V _(Pin 1) ≥ 150 mV	1	0.5 1.5		1	0.5 1.5		1	0.5 1.5		V _{Min}
ISD	High Input Current	[[] (pin 10)	1			1			1			mA
OUTPUT	SECTION (EACH C	OUTPUT)										
V _{CES}	Collector Emitter Voltage Breakdown	I _C ≤ 100 μA		60			55			40		V _{Min}
Ices	Collector Leakage Current	V _{CE} = 60V	0.1	50						1		μA _{Ma}
		V _{CE} = 55V				0.1	50					
		V _{CE} = 40V							0.1	50		
VCESAT	Saturation Voltage	I _E = 20 mA	0.2	0.4		0.2	0.5		0.2	0.7		V _{Max}
		l _E = 200 mA	1.5	2.2		1.5	2.2		1.5	2.5		
V _{EO}	Emitter Output Voltage	I _E = 50 mA	18	17		18	17		18	17		V _{Min}
łR	Rise Time	$V_{ N} = 20V,$ $I_{E} = -250 \mu A$ $R_{C} = 2k$	200			200			200			ns
t _F	Fall Time	R _C = 2k	100			100			100			ns
SUPPLY (CHARACTERISTICS	SECTION										
VIN	Input Voltage Range	After Turn-on		8 40			8 40			8 40		V _{Min} V _{Max}
Г	Thermal Shutdown Temp.	(Note 2)	160			160			160			•c
I _{IN}	Stand By Current	V _{IN} = 40V (Note 6)	- 5	10		5	10		5	10		mA

Note 1: Unless otherwise stated, these specifications apply for $T_A = T_J = 25^{\circ}$ C. Boldface numbers apply over the rated temperature range: LM1524D is -55° C to 125°C, LM2524D is -40° to 85°C and LM3524D is 0° C to 0° C. V_{IN} = 20V and 0° C and 0° C to 0° C. V_{IN} = 20V and 0° C and 0° C. V_{IN} = 20V and 0°

Note 2: For operation at elevated temperatures, devices in the J package must be derated based on a thermal resistance of 132°C/W, junction to ambient, and devices in the N package must be derated based on a thermal resistance of 86°C/W, junction to ambient.

Note 3: Tested limits are guaranteed and 100% tested in production.

Note 4: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage range. These limits are not used to calculate outgoing quality level.

Note 5: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 6: Pins 1, 4, 7, 8, 11, and 14 are grounded; Pin 2 = 2V. All other inputs and outputs open.

Note 7: The value of a C₁ capacitor can vary with frequency. Careful selection of this capacitor must be made for high frequency operation. Polystyrene was used in this test. NPO ceramic or polypropylene can also be used.

Note 8; OSC amplitude is measured open circuit. Available current is limited to 1 mA so care must be exercised to limit capacitive loading of fast pulses.


Typical Performance Characteristics Maximum & Minimum **Maximum Average Power Maximum Average Power Duty Cycle Threshold** Dissipation (J Package) Dissipation (N Package) Voltage 014=86°C/W HRESHOLD VOLTAGE AT PIN 9 Po-POWER DISSIPATION (W) P_D - POWER DISSIPATION (W) 3.30 VIN = 20V RT = 5.6 kQ CT = 0.001 µF 1.0 1.0 1.05 1.00 0.95 0.1 0.9 50 75 15 -50 -25 0 25 50 75 100 TA-AMBIENT TEMPERATURE (°C) TA- AMBIENT TEMPERATURE (°C) TA-AMBIENT TEMPERATURE (°C) **Output Transistor Output Transistor Emitter Reference Transistor Saturation Voltage** Voltage **Peak Output Current** 25 V_M = 20V SAT - SATURATION VOLTAGE (V) 20 VE - EMITTER VOLTAGE (V) to - OUTPUT CURRENT (mA) 100 l_{OUT} = 200 m/ 15 75 1.0 50 = 20 m/ 25 17.8 25 -50 50 75 -50 0 25 -50 -25 0 25 TA- AMBIENT TEMPERATURE (9C) TA- AMBIENT TEMPERATURE (°C) TA-AMBIENT TEMPERATURE (°C) **Standby Current Standby Current** vs Voltage vs Temperature **Current Limit Sense Voltage** 7.0 TA= 25°C lour REF = 0 m IS-STANDBY CURRENT (mA) VCL - SENSE VOLTAGE (MV) 5.0 S-STANDBY CURRENT 6.0 200 5.0 190 PINS 3, 5, 6, 9, 10, 12, 13 = OPEN 3.0 20 24 -50 -25 0 25 50 75 100 125 0 25 50 VIN - INPUT VOLTAGE (V) TA-AMBIENT TEMPERATURE (°C) TA- AMBIENT TEMPERATURE (9C) **Switching Transistor Peak Output Current** vs Temperature 300 IO - OUTPUT CURRENT (MA) 100

TL/H/8650-3

25 50 75

TA- AMBIENT TEMPERATURE (°C)

Test Circuit




TL/H/8650-4

Functional Description

INTERNAL VOLTAGE REGULATOR

The LM1524D has an on-chip 5V, 50 mA, short circuit protected voltage regulator. This voltage regulator provides a supply for all internal circuitry of the device and can be used as an external reference.

For input voltages of less than 8V the 5V output should be shorted to pin 15, V_{IN}, which disables the 5V regulator. With these pins shorted the input voltage must be limited to a maximum of 6V. If input voltages of 6V–8V are to be used, a pre-regulator, as shown in *Figure 1*, must be added.



*Minimum C_O of 10 μF required for stability.
FIGURE 1

OSCILLATOR

The LM1524D provides a stable on-board oscillator. Its frequency is set by an external resistor, R_T and capacitor, C_T . A graph of R_T , C_T vs oscillator frequency is shown is Figure 2. The oscillator's output provides the signals for triggering an internal flip-flop, which directs the PWM information to the outputs, and a blanking pulse to turn off both outputs during transitions to ensure that cross conduction does not occur. The width of the blanking pulse, or dead time, is controlled by the value of C_T , as shown in Figure 3. The recommended values of R_T are 1.8 $k\Omega$ to 100 $k\Omega$, and for C_T , 0.001 μF to 0.1 μF .

If two or more LM1524D's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's (together) to a single C_T , and leave all pin 6's open except one which is connected to a single R_T . This method works well unless the LM1524D's are more than 6" apart.

A second synchronization method is appropriate for any circuit layout. One LM1524D, designated as master, must have its R_TC_T set for the correct period. The other slave LM1524D(s) should each have an R_TC_T set for a 10% long-er period. All pin 3's must then be interconnected to allow the master to properly reset the slave units.

The oscillator may be synchronized to an external clock source by setting the internal free-running oscillator frequency 10% slower than the external clock and driving pin 3 with a pulse train (approx. 3V) from the clock. Pulse width should be greater than 50 ns to insure full synchronization.





FIGURE 2


Functional Description (Continued)



TL/H/8650-6


ERROR AMPLIFIER

The error amplifier is a differential input, transconductance amplifier. Its gain, nominally 86 dB, is set by either feedback or output loading. This output loading can be done with either purely resistive or a combination of resistive and reactive components. A graph of the amplifier's gain vs output load resistance is shown in *Figure 4*.



The output of the amplifier, or input to the pulse width modulator, can be overridden easily as its output impedance is very high ($Z_0 \cong 5 \, \text{M}\Omega$). For this reason a DC voltage can be applied to pin 9 which will override the error amplifier and force a particular duty cycle to the outputs. An example of this could be a non-regulating motor speed control where a variable voltage was applied to pin 9 to control motor speed. A graph of the output duty cycle vs the voltage on pin 9 is shown in *Figure 5*.

The duty cycle is calculated as the percentage ratio of each output's ON-time to the oscillator period. Paralleling the outputs doubles the observed duty cycle.




The amplifier's inputs have a common-mode input range of 1.5V-5.5V. The on board regulator is useful for biasing the inputs to within this range.

CURRENT LIMITING

The function of the current limit amplifier is to override the error amplifier's output and take control of the pulse width. The output duty cycle drops to about 25% when a current limit sense voltage of 200 mV is applied between the $+C_L$ and $-C_L$ sense terminals. Increasing the sense voltage approximately 5% results in a 0% output duty cycle. Care should be taken to ensure the -0.7V to +1.0V input common-mode range is not exceeded.

OUTPUT STAGES

The outputs of the LM1524D are NPN transistors, capable of a maximum current of 200 mA. These transistors are driven 180° out of phase and have non-committed open collectors and emitters as shown in *Figure 6*.



Typical Applications




FIGURE 7. Positive Regulator, Step-Up Basic Configuration ($I_{IN(MAX)} = 80 \text{ mA}$)




FIGURE 8. Positive Regulator, Step-Up Boosted Current Configuration




FIGURE 9. Positive Regulator, Step-Down Basic Configuration ($I_{IN(MAX)} = 80 \text{ mA}$)




FIGURE 10. Positive Regulator, Step-Down Boosted Current Configuration




FIGURE 11. Boosted Current Polarity Inverter

THEORY

BASIC SWITCHING REGULATOR THEORY AND APPLICATIONS

The basic circuit of a step-down switching regulator circuit is shown in *Figure 12*, along with a practical circuit design using the LM3524D in *Figure 15*.





FIGURE 12. Basic Step-Down Switching Regulator

The circuit works as follows: Q1 is used as a switch, which has ON and OFF times controlled by the pulse width modulator. When Q1 is ON, power is drawn from V_{IN} and supplied to the load through L1; V_A is at approximately V_{IN}, D1 is reverse biased, and C₀ is charging. When Q1 turns OFF the inductor L1 will force V_A negative to keep the current flowing in it, D1 will start conducting and the load current will flow through D1 and L1. The voltage at V_A is smoothed by the L1, C₀ filter giving a clean DC output. The current flowing through L1 is equal to the nominal DC load current plus some $\Delta I_{|L|}$ which is due to the changing voltage across it. A good rule of thumb is to set $\Delta I_{P,P} \cong 40\% \times I_{P}$



From the relation
$$V_L = L \frac{d_i}{d_t}$$
, $\Delta I_L \cong \frac{V_L T}{L1}$

$$\Delta I_L^+ = \frac{(V_{IN} - V_0) t_{ON}}{L1}; \Delta I_L^- = \frac{V_0 t_{OFF}}{L1}$$

Neglecting V_{SAT} , V_{D} , and settling $\Delta I_{L}^{+} = \Delta I_{L}^{-}$;

$$\boxed{ V_{\text{O}} \cong V_{\text{IN}} \left(\frac{t_{\text{ON}}}{t_{\text{OFF}} + t_{\text{ON}}} \right) = V_{\text{IN}} \left(\frac{t_{\text{ON}}}{T} \right); }$$

where T = Total Period

The above shows the relation between V_{IN} , V_{0} and duty cycle.

$$I_{\text{IN(DC)}} = I_{\text{OUT(DC)}} \left(\frac{t_{\text{ON}}}{t_{\text{ON}} + t_{\text{OFF}}} \right),$$

as Q1 only conducts during ton.

$$P_{IN} = I_{IN(DC)} V_{IN} = (I_{O(DC)}) \left(\frac{t_{ON}}{t_{ON} + t_{OFF}} \right) V_{IN}$$

$$P_{O} = I_{O}V_{O}$$

The efficiency, η , of the circuit is:


$$\begin{split} \eta \text{MAX} &= \frac{P_o}{P_{\text{IN}}} = \frac{I_o V_o}{I_o \frac{(t_{ON})}{T} V_{\text{IN}} + \frac{(V_{\text{SAT}} t_{ON} + V_{D1} t_{OFF})}{T} I_o} \\ &= \boxed{\frac{V_o}{V_o + 1}} \text{for } V_{\text{SAT}} = V_{D1} = 1 V. \end{split}$$

 η MAX will be further decreased due to switching losses in Q1. For this reason Q1 should be selected to have the maximum possible f_T, which implies very fast rise and fall times.

CALCULATING INDUCTOR L1

$$\begin{split} t_{ON} & \cong \frac{(\Delta I_L^+) \times L1}{(V_{IN} - V_o)}, t_{OFF} = \frac{(\Delta I_L^-) \times L1}{V_o} \\ t_{ON} + t_{OFF} & = T = \frac{(\Delta I_L^+) \times L1}{(V_{IN} - V_O)} + \frac{(\Delta I_L^-) \times L1}{V_o} \\ & = \frac{0.4 I_o L1}{(V_{IN} - V_o)} + \frac{0.4 I_o L1}{V_o} \end{split}$$

Since
$$\Delta I_L^+ = \Delta I_I^- = 0.4I_C$$



Solving the above for L1

$$L1 = \frac{2.5 \, V_0 \, (V_{IN} - V_o)}{I_o \, V_{IN} \, f}$$

where: L1 is in Henrys

f is switching frequency in Hz

Also, see LM1578 data sheet for graphical methods of inductor selection.

CALCULATING OUTPUT FILTER CAPACITOR Co.:

Figure 14 shows L1's current with respect to Q1's t_{ON} and t_{OFF} times. This curent must flow to the load and C_0 . C_0 's current will then be the difference between l_L , and l_0 .

$$Ic_0 = I_L - I_0$$

From Figure 14 it can be seen that current will be flowing into C_0 for the second half of t_{ON} through the first half of t_{OFF} , or a time, $t_{ON}/2 + t_{OFF}/2$. The current flowing for this time is $\Delta I_L/4$. The resulting ΔV_c or ΔV_o is described by:

$$\begin{split} \Delta V_{op-p} &= \frac{1}{C} \times \frac{\Delta I_L}{4} \times \left(\frac{t_{ON}}{2} + \frac{t_{OFF}}{2}\right) \\ &= \frac{\Delta I_L}{4C} \left(\frac{t_{ON} + t_{OFF}}{2}\right) \\ \text{Since } \Delta I_L &= \frac{V_o(T - t_{ON})}{L1} \text{ and } t_{ON} = \frac{V_oT}{V_{IN}} \\ \Delta V_{op-p} &= \frac{V_o \left(T - \frac{V_oT}{V_{IN}}\right)}{4C \ L1} \left(\frac{T}{2}\right) = \frac{(V_{IN} - V_o) \ V_oT^2}{8V_{IN}C_oL1} \text{ or } \\ \hline C_o &= \frac{(V_{IN} - V_o) \ V_oT^2}{8\Delta V_oV_{IN}L1} \end{split}$$

where: C is in farads, T is $\frac{1}{\text{switching frequency}}$

ΔVo is p-p output ripple

For best regulation, the inductor's current cannot be allowed to fall to zero. Some minimum load current l_0 , and thus inductor current, is required as shown below:

$$i_{o(MIN)} = \frac{(V_{IN} - V_o) t_{ON}}{2L1} = \frac{(V_{IN} - V_o) V_o}{2fV_{IN}L1}$$

$$\Delta I_{L} + = \frac{(V_{IN} - V_{O}) t_{ON}}{L1}$$

$$I_{O} = \frac{(MIN)}{TL/H/8050-19}$$

A complete step-down switching regulator schematic, using the LM3524D, is illustrated in *Figure 15*. Transistors Q1 and Q2 have been added to boost the output to 1A. The 5V regulator of the LM3524D has been divided in half to bias the error amplifier's non-inverting input to within its common-mode range. Since each output transistor is on for half the period, actually 45%, they have been paralleled to allow longer possible duty cycle, up to 90%. This makes a lower possible input voltage. The output voltage is set by:

$$V_{o} = V_{NI} \left(1 + \frac{R1}{R2} \right),$$

where $V_{\mbox{NI}}$ is the voltage at the error amplifier's non-inverting input.

Resistor R3 sets the current limit to:

$$\frac{200 \text{ mV}}{\text{R3}} = \frac{200 \text{ mV}}{0.15} = 1.3 \text{A}.$$

Figure 16 and 17 show a PC board layout and stuffing diagram for the 5V, 1A regulator of Figure 15. The regulator's performance is listed in Table I.




FIGURE 15. 5V, 1 Amp Step-Down Switching Regulator

^{*}Mounted to Staver Heatsink No. V5-1.

Q1 = BD344

Q2 = 2N5023

L1 = >40 turns No. 22 wire on Ferroxcube No. K300502 Torroid core.

TABLE I

Parameter	Conditions	Typical Characteristics
Output Voltage	$V_{IN} = 10V$, $I_0 = 1A$	5V
Switching Frequency	$V_{IN} = 10V, I_0 = 1A$	20 kHz
Short Circuit Current Limit	V _{IN} = 10V	1.3A
Load Regulation	$V_{IN} = 10V$ $I_0 = 0.2 - 1A$	3 mV
Line Regulation	$\Delta V_{IN} = 10 - 20V,$ $f_0 = 1A$	6 mV
Efficiency	$V_{IN} = 10V, I_{O} = 1A$	80%
Output Ripple	$V_{IN} = 10V, I_0 = 1A$	10 mVp-p




FIGURE 16. 5V, 1 Amp Switching Regulator, Foil Side

TL/H/8650-21




FIGURE 17. Stuffing Diagram, Component Side

THE STEP-UP SWITCHING REGULATOR

Figure 18 shows the basic circuit for a step-up switching regulator. In this circuit Q1 is used as a switch to alternately apply V_{IN} across inductor L1. During the time, t_{ON} , Q1 is ON and energy is drawn from V_{IN} and stored in L1; D1 is reverse biased and I_O is supplied from the charge stored in C_O . When Q1 opens, t_{OFF} , voltage V1 will rise positively to the point where D1 turns ON. The output current is now supplied through L1, D1 to the load and any charge lost from C_O during t_{ON} is replenished. Here also, as in the step-down regulator, the current through L1 has a DC component plus some ΔI_L , ΔI_L is again selected to be approximately 40% of I_L . Figure 19 shows the inductor's current in relation to Q1's ON and OFF times.





FIGURE 18. Basic Step-Up Switching Regulator



From
$$\Delta I_L = \frac{V_L T}{L}$$
, $\Delta I_L + \approx \frac{V_{IN} t_{ON}}{L1}$
 $(V_O - V_{IN})$ to FF

and
$$\Delta I_L^- \cong \frac{(V_0 - V_{IN}) t_{OFF}}{L1}$$

Since $\Delta I_L^+ = \Delta I_L^-$, $V_{IN}t_{ON} = V_o t_{OFF} - V_{IN}t_{OFF}$ and neglecting V_{SAT} and V_{D1}

$$V_0 \cong V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}}\right)$$

The above equation shows the relationship between VIN, Vo and duty cycle.

In calculating input current $I_{\text{IN(DC)}}$, which equals the inductor's DC current, assume first 100% efficiency:

$$P_{IN} = I_{IN(DC)} V_{IN}$$

$$P_{OUT} = I_0 V_0 = I_0 V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}} \right)$$

for $\eta = 100\%$, $P_{OUT} = P_{II}$

$$\begin{split} I_{o} \, V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}} \right) &= I_{IN(DC)} \, V_{IN} \\ I_{IN(DC)} &= I_{o} \left(1 + \frac{t_{ON}}{t_{OFF}} \right) \end{split}$$

This equation shows that the input, or inductor, current is larger than the output current by the factor (1 + t_{ON}/t_{OFF}). Since this factor is the same as the relation between Vo and VIN, I(N(DC) can also be expressed as:

$$I_{\text{IN(DC)}} = I_{\text{O}} \left(\frac{V_{\text{O}}}{V_{\text{IN}}} \right)$$

So far it is assumed $\eta = 100\%$, where the actual efficiency or η_{MAX} will be somewhat less due to the saturation voltage of Q1 and forward on voltage of D1. The internal power loss due to these voltages is the average II current flowing, or I_{IN} , through either V_{SAT} or V_{D1} . For $V_{SAT} = V_{D1} = 1V$ this power loss becomes $I_{IN(DC)}$ (1V). η_{MAX} is then:

$$\Delta_{MAX} = \frac{P_o}{P_{IN}} = \frac{V_o I_o}{V_o I_o + I_{IN} (1V)} = \frac{V_o I_o}{V_o I_o + I_o \left(1 + \frac{t_{ON}}{t_{OFF}}\right)}$$

From
$$V_o = V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}} \right)$$

$$\boxed{ \eta_{max} = \frac{V_{IN}}{V_{IN} + 1} }$$

This equation assumes only DC losses, however η_{MAX} is further decreased because of the switching time of Q1 and D1.

In calculating the output capacitor Co it can be seen that Co supplies Io during ton. The voltage change on Co during this time will be some $\Delta V_c = \Delta V_0$ or the output ripple of the regulator. Calculation of Co is:

$$\Delta V_{o} = \frac{l_{o}t_{ON}}{C_{o}} \text{ or } C_{o} = \frac{l_{o}t_{ON}}{\Delta V_{o}}$$

$$\text{From } V_{o} = V_{IN} \left(\frac{T}{t_{OFF}}\right); t_{OFF} = \frac{V_{IN}}{V_{o}}T$$

$$\text{where } T = t_{ON} + t_{OFF} = \frac{1}{4}$$

$$t_{ON} = T - \frac{V_{IN}}{V_o}T = T\left(\frac{V_o - V_{IN}}{V_o}\right) \text{ therefore:}$$

$$C_o = \frac{I_o T\left(\frac{V_o - V_{IN}}{V_o}\right)}{\Delta V_o} = \boxed{\frac{I_o \left(V_o - V_{IN}\right)}{f \Delta V_o V_o}}$$

where: Co is in farads, f is the switching frequency, ΔVo is the p-p output ripple

Calculation of inductor L1 is as follows:

$$L1 = \frac{V_{IN}t_{ON}}{\Delta I_{L}^{+}}, \text{ since during } t_{ON},$$

VIN is applied across L

$$\begin{split} \Delta I_{Lp\text{-}p} &= 0.4 \ I_L = 0.41 \ I_{IN} = 0.4 \ I_o \left(\frac{V_o}{V_{IN}}\right) \text{, therefore:} \\ L1 &= \frac{V_{IN}t_{ON}}{0.4 \ I_o \left(\frac{V_o}{V_{IN}}\right)} \text{ and since } t_{ON} = \frac{T \left(V_o - V_{IN}\right)}{V_o} \\ \\ L1 &= \frac{2.5 \ V_{IN}^2 \left(V_o - V_{IN}\right)}{f \ I_o V_o^2} \end{split}$$

where: L1 is in henrys, f is the switching frequency in Hz

To apply the above theory, a complete step-up switching regulator is shown in *Figure 20*. Since V_{IN} is 5V, V_{REF} is tied to V_{IN} . The input voltage is divided by 2 to bias the error amplifier's inverting input. The output voltage is:


$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \times V_{INV} = 2.5 \times \left(1 + \frac{R2}{R1}\right)$$

The network D1, C1 forms a slow start circuit.

This holds the output of the error amplifier initially low thus reducing the duty-cycle to a minimum. Without the slow start


circuit the inductor may saturate at turn-on because it has to supply high peak currents to charge the output capacitor from OV. It should also be noted that this circuit has no supply rejection. By adding a reference voltage at the non-inverting input to the error amplifier, see *Figure 21*, the input voltage variations are rejected.

The LM3524D can also be used in inductorless switching regulators. *Figure 22* shows a polarity inverter which if connected to *Figure 20* provides a -15V unregulated output.




L1 = > 25 turns No. 24 wire on Ferroxcube No. K300502 Torroid core.

FIGURE 20. 15V, 0.5A Step-Up Switching Regulator



Connection Diagram



Order Number LM1524DJ, LM2524DN or LM3524DN See NS Package Number J16A and N16A