

LM1578A/LM2578A/LM3578A Switching Regulator

General Description

The LM1578A is a switching regulator which can easily be set up for such DC-to-DC voltage conversion circuits as the buck, boost, and inverting configurations. The LM1578A features a unique comparator input stage which not only has separate pins for both the inverting and non-inverting inputs, but also provides an internal 1.0V reference to each input, thereby simplifying circuit design and p.c. board layout. The output can switch up to 750 mA and has output pins for its collector and emitter to promote design flexibility. An external current limit terminal may be referenced to either the ground or the $\rm V_{in}$ terminal, depending upon the application. In addition, the LM1578A has an on board oscillator, which sets the switching frequency with a single external capacitor from <1 Hz to 100 kHz (typical).

The LM1578A is an improved version of the LM1578, offering higher maximum ratings for the total supply voltage and output transistor emitter and collector voltages.


Features

- Inverting and non-inverting feedback inputs
- 1.0V reference at inputs
- Operates from supply voltages of 2V to 40V
- Output current up to 750 mA, saturation less than 0.9V
- Current limit and thermal shut down
- Duty cycle up to 90%

Applications

- Switching regulators in buck, boost, inverting, and single-ended transformer configurations
- Motor speed control
- Lamp flasher

Functional Diagram



TL/H/8711-1

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Total Supply Voltage
 50V

 Collector Output to Ground
 -0.3V to +50V

 Emitter Output to Ground (Note 2)
 -1V to +50V

 Power Dissipation (Note 3)
 Internally limited

 Output Current
 750 mA

 Storage Temperature
 -65°C to +150°C

Storage Temperature -65°C to +1 Lead Temperature Maximum Junction Temperature 150°C ESD Tolerance (Note 4) 2 kV

Operating Ratings

Electrical Characteristics

(soldering, 10 seconds)

These specifications apply for $2V \le V_{IN} \le 40V$ (2.2 $V \le V_{IN} \le 40V$ for $T_J \le -25^{\circ}C$), timing capacitor $C_T = 3900$ pF, and 25% \le duty cycle $\le 75\%$, unless otherwise specified. Values in standard typeface are for $T_J = 25^{\circ}C$; values in **boldface type** apply for operation over the specified operating junction temperature range.

260°C

Symbol	Parameter	Conditions	Typical (Note 5)	LM1578A Limit (Notes 6, 11)	LM2578A/ LM3578A Limit (Note 7)	Units
OSCILLATO	R					
fosc	Frequency		20	22.4 17.6	24 16	kHz kHz (max) kHz (min)
Δf _{OSC} /ΔT	Frequency Drift with Temperature		-0.13			%/°C
	Amplitude		550			mV _{p-p}
REFERENCE	E/COMPARATOR (Note	= 8)				
V _R	Input Reference Voltage	$I_1 = I_2 = 0 \text{ mA} \text{ and}$ $I_1 = I_2 = 1 \text{ mA} \pm 1\% \text{ (Note 9)}$	1.0	1.035/ 1.050 0.965/ 0.950	1.050/ 1.070 0.950/ 0.930	V V (max) V (min)
$\Delta V_{R}/\Delta V_{IN}$	Input Reference Voltage Line Regulation	$I_1 = I_2 = 0$ mA and $I_1 = I_2 = 1$ mA ±1% (Note 9)	0.003	0.01/ 0.02	0.01/ 0.02	%/V %/V (max)
I _{INV}	Inverting Input Current	$I_1 = I_2 = 0$ mA, duty cycle = 25%	0.5			μА
	Level Shift Accuracy	Level Shift Current = 1 mA	1.0	5/ 8	10/ 13	% % (max)
ΔV _R /Δt	Input Reference Voltage Long Term Stability		100			ppm/1000h
OUTPUT						
V _C (sat)	Collector Saturation Voltage	I _C = 750 mA pulsed, Emitter grounded	0.7	0.85/1.2	0.90/1.0	V V (max)
V _E (sat)	Emitter Saturation Voltage	I _O = 80 mA pulsed, V _{IN} = V _C = 40V	1.4	1.6/ 2.1	1.7/2.0	V V (max)
ICES	Collector Leakage Current	V _{IN} = V _{CE} = 40V, Emitter grounded, Output OFF	0.1	50/100	200/250	μΑ μΑ (max)
BV _{CEO(SUS)}	Collector-Emitter Sustaining Voltage	$I_{SUST} = 0.2A$ (pulsed), $V_{IN} = 0$	60	50	50	V V (min)

Symbol	Parameter	Conditions	Typical (Note 5)	LM1578A Limit (Note 6)	LM2578A/ LM3578A Limit (Note 7)	Units
CURRENT	LIMIT				·	
V _{CL}	Sense Voltage Shutdown Level	Referred to V _{IN} or Ground (Note 10)	110	95 140	80 160	mV mV (min) mV (max)
ΔV _{CL} /ΔT	Sense Voltage Temperature Drift		0.3			%/°C
I _{CL}	Sense Bias Current	Referred to V _{IN} Referred to ground	4.0 0.4			μΑ μΑ
DEVICE PO	WER CONSUMPTION					
ls	Supply Current	Output OFF, V _E = 0V	2.0	3.0/ 3.3	3.5/ 4.0	mA mA (max)
		Output ON, $I_C = 750$ mA pulsed, $V_E = 0V$	14			mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: For T_J ≥ 100°C, the Emitter pin voltage should not be driven more than 0.6V below ground (see Application Information).

Note 3: At elevated temperatures, devices must be derated based on package thermal resistance. The device in the TO-99 package must be derated at 150°C/W, junction to ambient. The device in the 8-pin DIP must be derated at 95°C/W, junction to ambient. The device in the surface-mount package must be derated at 150°C/W, junction-to-ambient.

Note 4: Human body model, 1.5 k Ω in series with 100 pF.

Note 5: Typical values are for T_J = 25°C and represent the most likely parametric norm.

Note 6: All limits guaranteed and 100% production tested at room temperature (standard type face) and at temperature extremes (bold type face). All limits are used to calculate Average Outgoing Quality Level (AOQL).

Note 7: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). Room temperature limits are 100% production tested. Limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate AOQL.


Note 8: Input terminals are protected from accidental shorts to ground but if external voltages higher than the reference voltage are applied, excessive current will flow and should be limited to less than 5 mA.

Note 9: I1 and I2 are the external sink currents at the inputs (refer to Test Circuit).

Note 10: Connection of a $10 \text{ k}\Omega$ resistor from pin 1 to pin 4 will drive the duty cycle to its maximum, typically 90%. Applying the minimum Current Limit Sense Voltage to pin 7 will not reduce the duty cycle to less than 50%. Applying the maximum Current Limit Sense Voltage to pin 7 is certain to reduce the duty cycle below 50%. Increasing this voltage by 15 mV may be required to reduce the duty cycle to 0%, when the Collector output swing is 40V or greater (see Ground-Referred Current Limit Sense Voltage typical curve).

Note 11: A military RETS specification is available on request. At the time of printing, the LM1578A RETS spec complied with the **boldface** limits in this column. The LM1578AH may also be procured as a Standard Military Drawing.

Connection Diagram and Ordering Information



TL/H/8711-29
Order Number LM3578AM, LM2578AN or LM3578AN
See NS Package Number M08A or N08E

CURRENT LIMIT

COLLECTOR

EMITTER

Dual-In-Line Package

- INPUT + INPUT


osc


GND


TL/H/8711-28

Top View Order Number LM1578AH, LM1578AH/883, LM2578AH or LM3578AH See NS Package Number H08C


Typical Performance Characteristics



















Ground Referred Current Limit Sense Voltage




Current Limit Sense Voltage Drift with Temperature









Current Limit Sense Voltage vs Supply Voltage












Collector Current with



TI /H/8711-2

Test Circuit*

Parameter tests can be made using the test circuit shown. Select the desired V_{in} , collector voltage and duty cycle with adjustable power supplies. A digital volt meter with an input resistance greater than 100 $M\Omega$ should be used to measure the following:

Input Reference Voltage to Ground; S1 in either position.

Level Shift Accuracy (%) = $(T_{P3}(V)/1V) \times 100\%$; S1 at $I_1 = I_2 = 1$ mA


Input Current (mA) = $(1V - T_{p3} (V))/1 M\Omega$: S1 at $I_1 = I_2 = 0 mA$.

Oscillator parameters can be measured at T_{p4} using a frequency counter or an oscilloscope.

The Current Limit Sense Voltage is measured by connecting an adjustable 0-to-1V floating power supply in series with the current limit terminal and referring it to either the ground or the V_{in} terminal. Set the duty cycle to 90% and monitor test point T_{P5} while adjusting the floating power supply voltage until the LM1578A's duty cycle just reaches 0%. This voltage is the Current Limit Sense Voltage.

The Supply Current should be measured with the duty cycle at 0% and S1 in the $I_1 = I_2 = 0$ mA position.

*LM1578A specifications are measured using automated test equipment. This circuit is provided for the customer's convenience when checking parameters. Due to possible variations in testing conditions, the measured values from these testing procedures may not match those of the factory.



Definition of Terms

Input Reference Voltage: The voltage (referred to ground) that must be applied to either the inverting or non-inverting input to cause the regulator switch to change state (ON or OFF).

Input Reference Current: The current that must be drawn from either the inverting or non-inverting input to cause the regulator switch to change state (ON or OFF).

Input Level Shift Accuracy: This specification determines the output voltage tolerance of a regulator whose output control depends on drawing equal currents from the inverting and non-inverting inputs (see the Inverting Regulator of Figure 21, and the RS-232 Line Driver Power Supply of Figure 23).

Level Shift Accuracy is tested by using two equal-value resistors to draw current from the inverting and non-inverting input terminals, then measuring the percentage difference in the voltages across the resistors that produces a controlled duty cycle at the switch output.

Collector Saturation Voltage: With the inverting input terminal grounded thru a 10 k Ω resistor and the output transistor's emitter connected to ground, the Collector Saturation-Voltage is the collector-to-emitter voltage for a given collector current.

TL/H/8711-3

Emitter Saturation Voltage: With the inverting input terminal grounded thru a 10 k Ω resistor and the output transistor's collector connected to V_{in}, the Emitter Saturation Voltage is the collector-to-emitter voltage for a given emitter current.

Collector Emitter Sustaining Voltage: The collector-emitter breakdown voltage of the output transistor, measured at a specified current.

Current Limit Sense Voltage: The voltage at the Current Limit pin, referred to either the supply or the ground terminal, which (via logic circuitry) will cause the output transistor to turn OFF and resets cycle-by-cycle at the oscillator frequency.

Definition of Terms (Continued)

Current Limit Sense Current: The bias current for the Current Limit terminal with the applied voltage equal to the Current Limit Sense Voltage.

Supply Current: The IC power supply current, excluding the current drawn through the output transistor, with the oscillator operating.

Functional Description

The LM1578A is a pulse-width modulator designed for use as a switching regulator controller. It may also be used in other applications which require controlled pulse-width voltage drive.

A control signal, usually representing output voltage, fed into the LM1578A's comparator is compared with an internally-generated reference. The resulting error signal and the oscillator's output are fed to a logic network which determines when the output transistor will be turned ON or OFF. The following is a brief description of the subsections of the LM1578A.

COMPARATOR INPUT STAGE

The LM1578A's comparator input stage is unique in that both the inverting and non-inverting inputs are available to the user, and both contain a 1.0V reference. This is accomplished as follows: A 1.0V reference is fed into a modified voltage follower circuit (see FUNCTIONAL DIAGRAM). When both input pins are open, no current flows through R1 and R2. Thus, both inputs to the comparator will have the potential of the 1.0V reference, V_A . When one input, for example the non-inverting input, is pulled ΔV away from V_A , a current of $\Delta V/R1$ will flow through R1. This same current flows through R2, and the comparator sees a total voltage of $2\Delta V$ between its inputs. The high gain of the system, through feedback, will correct for this imbalance and return both inputs to the 1.0V level.

This unusual comparator input stage increases circuit flexibility, while minimizing the total number of external components required for a voltage regulator system. The inverting switching regulator configuration, for example, can be set up without having to use an external op amp for feedback polarity reversal (see TYPICAL APPLICATIONS).

OSCILLATOR

The LM1578A provides an on-board oscillator which can be adjusted up to 100 kHz. Its frequency is set by a single external capacitor, C_1 , as shown in *Figure 1*, and follows the equation

$$f_{OSC} = 8 \times 10^{-5}/C_1$$

The oscillator provides a blanking pulse to limit maximum duty cycle to 90%, and a reset pulse to the internal circuitry.




FIGURE 1. Value of Timing Capacitor vs Oscillator Frequency

OUTPUT TRANSISTOR

The output transistor is capable of delivering up to 750 mA with a saturation voltage of less than 0.9V. (see *Collector Saturation Voltage* and *Emitter Saturation Voltage* curves).

The emitter must not be pulled more than 1V below ground (this limit is 0.6V for $T_J \geq 100^{\circ}\text{C}$). Because of this limit, an external transistor must be used to develop negative output voltages (see the Inverting Regulator Typical Application). Other configurations may need protection against violation of this limit (see the Emitter Output section of the Applications Information).

CURRENT LIMIT

The LM1578A's current limit may be referenced to either the ground or the V_{in} pins, and operates on a cycle-by-cycle basis.

The current limit section consists of two comparators: one with its non-inverting input referenced to a voltage 110 mV below V_{in}, the other with its inverting input referenced 110 mV above ground (see FUNCTIONAL DIAGRAM). The current limit is activated whenever the current limit terminal is pulled 110 mV away from either V_{in} or ground.

Applications Information

CURRENT LIMIT

As mentioned in the functional description, the current limit terminal may be referenced to either the V_{in} or the ground terminal. Resistor R3 converts the current to be sensed into a voltage for current limit detection.




FIGURE 2. Current Limit, Ground Referred

TL/H/8711-16

FIGURE 3. Current Limit, V_{in} Referred


TL/H/8711~4

Applications Information (Continued)


CURRENT LIMIT TRANSIENT SUPPRESSION

When noise spikes and switching transients interfere with proper current limit operation, R1 and C1 act together as a low pass filter to control the current limit circuitry's response time.

Because the sense current of the current limit terminal varies according to where it is referenced, R1 should be less than 2 $k\Omega$ when referenced to ground, and less than 100Ω when referenced to V_{in} .



TL/H/6711-17
FIGURE 4. Current Limit Transient Suppressor,
Ground Referred




TL/H/8711-18


FIGURE 5. Current Limit Transient Suppressor, V_{in} Referred

C.L. SENSE VOLTAGE MULTIPLICATION

When a larger sense resistor value is desired, the voltage divider network, consisting of R1 and R2, may be used. This effectively multiplies the sense voltage by (1 + R1/R2). Also, R1 can be replaced by a diode to increase current limit sense voltage to about 800 mV (diode $V_f + 110$ mV).



TL/H/8711-19
FIGURE 6. Current Limit Sense Voltage Multiplication,
Ground Referred




TL/H/8711-20

FIGURE 7. Current Limit Sense Voltage Multiplication, V_{in} Referred

UNDER-VOLTAGE LOCKOUT

Under-voltage lockout is accomplished with few external components. When V_{in} becomes lower than the zener breakdown voltage, the output transistor is turned off. This occurs because diode D1 will then become forward biased, allowing resistor R3 to sink a greater current from the non-inverting input than is sunk by the parallel combination of R1 and R2 at the inverting terminal. R3 should be one-fifth of the value of R1 and R2 in parallel.




TL/H/8711-22

FIGURE 8. Under-Voltage Lockout

MAXIMUM DUTY CYCLE LIMITING

The maximum duty cycle can be externally limited by adjusting the charge to discharge ratio of the oscillator capacitor with a single external resistor. Typical values are 50 μA for the charge current, 450 μA for the discharge current, and a voltage swing from 200 mV to 750 mV. Therefore, R1 is selected for the desired charging and discharging slopes and C1 is readjusted to set the oscillator frequency.

Applications Information (Continued)



TL/H/8711-21

FIGURE 9. Maximum Duty Cycle Limiting

DUTY CYCLE ADJUSTMENT

When manual or mechanical selection of the output transistor's duty cycle is needed, the cirucit shown below may be used. The output will turn on with the beginning of each oscillator cycle and turn off when the current sunk by R2 and R3 from the non-inverting terminal becomes greater than the current sunk from the inverting terminal.

With the resistor values as shown, R3 can be used to adjust the duty cycle from 0% to 90%.

When the sum of R2 and R3 is twice the value of R1, the duty cycle will be about 50%. C1 may be a large electrolytic capacitor to lower the oscillator frequency below 1 Hz.





FIGURE 10. Duty Cycle Adjustment

REMOTE SHUTDOWN

The LM1578A may be remotely shutdown by sinking a greater current from the non-inverting input than from the inverting input. This may be accomplished by selecting resistor R3 to be approximately one-half the value of R1 and R2 in parallel.



TL/H/8711-24
FIGURE 11. Shutdown Occurs when V₁ Is High

EMITTER OUTPUT

When the LM1578A output transistor is in the OFF state, if the Emitter output swings below the ground pin voltage, the output transistor will turn ON because its base is clamped near ground. The Collector Current with Emitter Output Below Ground curve shows the amount of Collector current drawn in this mode, vs temperature and Emitter voltage. When the Collector-Emitter voltage is high, this current will cause high power dissipation in the output transistor and should be avoided.

This situation can occur in the high-current high-voltage buck application if the Emitter output is used and the catch diode's forward voltage drop is greater than 0.6V. A fast-recovery diode can be added in series with the Emitter output to counter the forward voltage drop of the catch diode (see Figure 2). For better efficiency of a high output current buck regulator, an external PNP transistor should be used as shown in Figure 16.





FIGURE 12. D1 Prevents Output Transistor from Improperly Turning ON due to D2's Forward Voltage

Applications Information (Continued)

SYNCHRONIZING DEVICES

When several devices are to be operated at once, their oscillators may be synchronized by the application of an external signal. This drive signal should be a pulse waveform with a minimum pulse width of 2 μ s. and an amplitude from 1.5V to 2.0V. The signal source must be capable of 1.) driving capacitive loads and 2.) delivering up to 500 μ A for each LM1578A.

Capacitors C1 thru CN are to be selected for a 20% slower frequency than the synchronization frequency.



TL/H/8711-25
FIGURE 13. Synchronizing Devices

Typical Applications

The LM1578A may be operated in either the continuous or the discontinuous conduction mode. The following applications (except for the Buck-Boost Regulator) are designed for continuous conduction operation. That is, the inductor current is not allowed to fall to zero. This mode of operation has higher efficiency and lower EMI characteristics than the discontinuous mode.

BUCK REGULATOR

The buck configuration is used to step an input voltage down to a lower level. Transistor Q1 in *Figure 14* chops the input DC voltage into a squarewave. This squarewave is then converted back into a DC voltage of lower magnitude by the low pass filter consisting of L1 and C1. The duty cycle, D, of the squarewave relates the output voltage to the input voltage by the following equation:

$$V_{out} = D \times V_{in} = V_{in} \times (t_{on})/(t_{on} + t_{off}).$$




FIGURE 14. Basic Buck Regulator

Figure 15 is a 15V to 5V buck regulator with an output current, I_0 , of 350 mA. The circuit becomes discontinuous at 20% of $I_{0(\text{max})}$, has 10 mV of output voltage ripple, an efficiency of 75%, a load regulation of 30 mV (70 mA to 350 mA) and a line regulation of 10 mV (12 \leq V_{in} \leq 18V).

Component values are selected as follows:

 $R1 = (V_0 - 1) \times R2$ where $R2 = 10 \text{ k}\Omega$

 $R3 = V/I_{sw(max)}$

 $R3 = 0.15\Omega$

where:

V is the current limit sense voltage, 0.11V

 $I_{sw(max)}$ is the maximum allowable current thru the output transistor.

L1 is the inductor and may be found from the inductance calculation chart (*Figure 16*) as follows:

$$V_0 = 5V$$

$$I_{o(max)} = 350 \text{ mA} f_{OSC} = 50 \text{ kHz}$$

Discontinuous at 20% of Io(max).

Note that since the circuit will become discontinuous at 20% of $I_{o(max)}$, the load current must not be allowed to fall below 70 mA.

Step 1: Calculate the maximum DC current through the inductor, $I_{L(max)}$. The necessary equations are indicated at the top of the chart and show that $I_{L(max)} = I_{O(max)}$ for the buck configuration. Thus, $I_{L(max)} = 350$ mA.


Step 2: Calculate the inductor Volts-sec product, E-T_{op}, according to the equations given from the chart. For the Buck:

$$E-T_{op} = (V_{in} - V_o) (V_o/V_{in}) (1000/f_{osc})$$

$$=(15-5)(5/15)(1000/50)$$

 $= 66V-\mu s.$

with the oscillator frequency, fosc, expressed in kHz.




TL/H/8711-6

FIGURE 15. Buck or Step-Down Regulator

Step 3: Using the graph with axis labeled "Discontinuous At % 1_{OUT} " and " $1_{L(max, DC)}$ " find the point where the desired maximum inductor current, $1_{L(max, DC)}$ intercepts the desired discontinuity percentage.

In this example, the point of interest is where the 0.35A line intersects with the 20% line. This is nearly the midpoint of the horizontal axis.

Step 4: This last step is merely the translation of the point found in Step 3 to the graph directly below it. This is accomplished by moving straight down the page to the point which intercepts the desired E-Top. For this example, E-Top is 66V- μs and the desired inductor value is 470 μH . Since this example was for 20% discontinuity, the bottom chart could have been used directly, as noted in step 3 of the chart instructions.



For a full line of standard inductor values, contact Pulse Engineering (San Diego, Calif.) regarding their PE526XX series, or A. I. E. Magnetics (Nashville, Tenn.).

A more precise inductance value may be calculated for the Buck, Boost and Inverting Regulators as follows:

BUCK

$$L = V_o (V_{in} - V_o)/(\Delta I_L V_{in} f_{osc})$$

BOOST

$$L = V_{in} (V_o - V_{in})/(\Delta I_L f_{osc} V_o)$$

INVERT

$$L = V_{in} |V_o|/[\Delta I_L(V_{in} + |V_o|)f_{osc}]$$

where ΔI_{\perp} is the current ripple through the inductor. ΔI_{\perp} is usually chosen based on the minimum load current expected of the circuit. For the buck regulator, since the inductor current I_{\perp} equals the load current I_{\odot} ,

$$\Delta I_L = 2 \bullet I_{O(min)}$$

 $\Delta I_L = 140$ mA for this circuit. ΔI_L can also be interpreted as $\Delta I_L = 2 \bullet (Discontinuity Factor) \bullet I_L$

where the Discontinuity Factor is the ratio of the minimum load current to the maximum load current. For this example, the Discontinuity Factor is 0.2.

The remainder of the components of *Figure 15* are chosen as follows:

C1 is the timing capacitor found in Figure 1.

$$C2 \ge V_o (V_{in} - V_o)/(8f_{osc} {}^2V_{in}V_{ripple}L1)$$

where V_{ripple} is the peak-to-peak output voltage ripple. C3 is necessary for continuous operation and is generally in the 10 pF to 30 pF range.

D1 should be a Schottky type diode, such as the 1N5818 or 1N5819.

BUCK WITH BOOSTED OUTPUT CURRENT

For applications requiring a large output current, an external transistor may be used as shown in *Figure 17*. This circuit steps a 15V supply down to 5V with 1.5A of output current. The output ripple is 50 mV, with an efficiency of 80%, a load regulation of 40 mV (150 mA to 1.5A), and a line regulation of 20 mV (12V \leq Vin \leq 18V).

Component values are selected as outlined for the buck regulator with a discontinuity factor of 10%, with the addition of R4 and R5:

$$R4 = 10V_{BE1}B_f/I_p$$

$$R5 = (V_{in} - V - V_{BE1} - V_{sat}) B_f/(I_{L(max, DC)} + I_{R4})$$
where:

V_{BE1} is the V_{BE} of transistor Q1.


 $\ensuremath{\text{V}_{\text{sat}}}$ is the saturation voltage of the LM1578A output transistor.

V is the current limit sense voltage.

 B_f is the forced current gain of transistor Q1 ($B_f = 30$ for *Figure 17*).

$$I_{R4} = V_{BE1}/R4$$

$$I_p = I_{L(max, DC)} + 0.5\Delta I_L$$



```
V<sub>in</sub> = 15V
                          R4 = 200\Omega
V<sub>0</sub> = 5V
                          R5 = 330\Omega
V<sub>ripple</sub> = 50 mV
                          C1 = 1820 pF
   = 1.5A
                          C2 = 330 \mu F
f<sub>osc</sub> = 50 kHz
                          C3 = 20 pF
R1 = 40 k\Omega
                          L1 = 220 \, \mu H
R2 = 10 k\Omega
                          D1 = 1N5819
R3 = 0.05\Omega
                          Q1 = D45
```


TL/H/8711-8

FIGURE 17. Buck Converter with Boosted Output Current

BOOST REGULATOR

The boost regulator converts a low input voltage into a higher output voltage. The basic configuration is shown in *Figure 18*. Energy is stored in the inductor while the transistor is on and then transferred with the input voltage to the output capacitor for filtering when the transistor is off. Thus,

$$V_o = V_{in} + V_{in}(t_{on}/t_{off}).$$



TL/H/8711-9
FIGURE 18. Basic Boost Regulator

The circuit of *Figure 19* converts a 5V supply into a 15V supply with 150 mA of output current, a load regulation of 14 mV (30 mA to 140 mA), and a line regulation of 35 mV ($4.5V \le V_{in} \le 8.5V$).




FIGURE 19. Boost or Step-Up Regulator

 $R1 = (V_0 - 1) R2$ where $R2 = 10 k\Omega$.

$$R3 = V/(I_{L(max, DC)} + 0.5 \Delta I_{L})$$


where:

 $\Delta I_L = 2(I_{LOAD(min)})(V_o/V_{in})$

 $\Delta I_{\rm I}$ is 200 mA in this example.

R4, C3 and C4 are necessary for continuous operation and are typically 220 k Ω , 20 pF, and 0.0022 μ F respectively.

C1 is the timing capacitor found in Figure 1.




D1 is a Schottky type diode such as a IN5818 or IN5819.

L1 is found as described in the buck converter section, using the inductance chart for *Figure 16* for the boost configuration and 20% discontinuity.

INVERTING REGULATOR

Figure 20 shows the basic configuration for an inverting regulator. The input voltage is of a positive polarity, but the output is negative. The output may be less than, equal to, or greater in magnitude than the input. The relationship between the magnitude of the input voltage and the output voltage is $V_0 = V_{in} \times (t_{00}/t_{0f})$.



TL/H/8711-10

FIGURE 20. Basic Inverting Regulator

Figure 21 shows an LM1578A configured as a 5V to -15V polarity inverter with an output current of 300 mA, a load regulation of 44 mV (60 mA to 300 mA) and a line regulation of 50 mV (4.5V \leq V_{in} \leq 8.5V).

R1 =
$$(|V_0| + 1)$$
 R2 where R2 = 10 k Ω .
R3 = $V/(I_{L(max, DC)} + 0.5 \Delta I_L)$.
R4 = $10V_{RE1}B_f/(I_{L(max, DC)} + 0.5 \Delta I_L)$.

where:

V, V_{BE1} , V_{sat} , and B_f are defined in the "Buck Converter with Boosted Output Current" section.

$$\Delta I_{L} = 2(I_{LOAD(min)})(V_{in} + |V_{o}|)/V_{IN}$$

R5 is defined in the "Buck with Boosted Output Current" section.

R6 serves the same purpose as R4 in the Boost Regulator circuit and is typically 220 k Ω .

C1, C3 and C4 are defined in the "Boost Regulator" section.

$$C2 \ge I_0 |V_0|/[f_{osc}(|V_0| + V_{in}) V_{ripple}]$$

L1 is found as outlined in the section on buck converters, using the inductance chart of *Figure 16* for the invert configuration and 20% discontinuity.




FIGURE 21. Inverting Regulator

$$\begin{array}{l} V_{in} = 5V \\ V_{o} = -15V \\ V_{npple} = 5 \text{ mV} \\ I_{o} = 300 \text{ mA}, I_{min} = 60 \text{ mA} \\ I_{osc} = 50 \text{ kHz} \\ R1 = 160 \text{ k}\Omega \text{ R2} = 10 \text{ k}\Omega \\ R3 = 0.01 \Omega \text{ R4} = 190\Omega \\ R5 = 82\Omega \text{ R6} = 220 \text{ k}\Omega \\ C1 = 1820 \text{ pF} \\ C2 = 1000 \text{ \muF} \\ C3 = 20 \text{ pF} \\ C4 = 0.0022 \text{ \muF} \\ L1 = 150 \text{ \muH} \\ D1 = 1185818 \end{array}$$

TL/H/8711-12

BUCK-BOOST REGULATOR

The Buck-Boost Regulator, shown in Figure 22, may step a voltage up or down, depending upon whether or not the desired output voltage is greater or less than the input voltage. In this case, the output voltage is 12V with an input voltage from 9V to 15V. The circuit exhibits an efficiency of 75%, with a load regulation of 60 mV (10 mA to 100 mA) and a line regulation of 52 mV.

R1 = (V_o
$$-$$
 1) R2 where R2 = 10 k Ω

R3 = V/0.75A

R4, C1, C3 and C4 are defined in the "Boost Regulator" section.

D1 and D2 are Schottky type diodes such as the 1N5818 or 1N5819.

$$C2 \ge \frac{(I_{o}/V_{riople}) (V_{o} + 2V_{d})}{[f_{osc} (V_{in} + V_{o} + 2V_{d} - V_{sat} - V_{sat1})]}$$

where:

 V_d is the forward voltage drop of the diodes.

 $\ensuremath{\text{V}_{\text{sat}}}$ is the saturation voltage of the LM1578A output transistor.

V_{sat1} is the saturation voltage of transistor Q1.

$$L1 \ge (V_{in} - V_{sat} - V_{sat1}) (t_{on}/I_p)$$

where:

$$\begin{split} t_{on} &= \frac{(1/f_{osc}) \left(V_o + 2V_d \right)}{(V_o + V_{in} + 2V_d - V_{sat} - V_{sat1})} \\ l_p &= \frac{2l_o \left(V_{in} + V_o + 2V_d - V_{sat} - V_{sat1} \right)}{(V_{in} - V_{sat} - V_{sat1})} \end{split}$$

RS-232 LINE DRIVER POWER SUPPLY

The power supply, shown in Figure 23, operates from an input voltage as low as 4.2V (5V nominal), and delivers an output of \pm 12V at \pm 40 mA with better than 70% efficiency. The circuit provides a load regulation of \pm 150 mV (from 10% to 100% of full load) and a line regulation of \pm 10 mV. Other notable features include a cycle-by-cycle current limit and an output voltage ripple of less than 40 mVp-p.

A unique feature of this circuit is its use of feedback from both outputs. This dual feedback configuration results in a sharing of the output voltage regulation by each output so that neither side becomes unbalanced as in single feedback systems. In addition, since both sides are regulated, it is not necessary to use a linear regulator for output regulation.


The feedback resistors, R2 and R3, may be selected as follows by assuming a value of 10 k Ω for R1;

$$R2 = (V_0 - 1V)/45.8 \,\mu A = 240 \,k\Omega$$

$$R3 = (|V_0| + 1V)/54.2 \,\mu A = 240 \,k\Omega$$


Actually, the currents used to program the values for the feedback resistors may vary from 40 $\mu\mathrm{A}$ to 60 $\mu\mathrm{A}$, as long as their sum is equal to the 100 $\mu\mathrm{A}$ necessary to establish the 1V threshold across R1. Ideally, these currents should be equal (50 $\mu\mathrm{A}$ each) for optimal control. However, as was done here, they may be mismatched in order to use standard resistor values. This results in a slight mismatch of regulation between the two outputs.

The current limit resistor, R4, is selected by dividing the current limit threshold voltage by the maximum peak current level in the output switch. For our purposes R4 = $110 \text{ mV}/750 \text{ mA} = 0.15\Omega$. A value of 0.1Ω was used.



TL/H/8711-13

FIGURE 22. Buck-Boost Regulator



 $V_0 = \pm 12V$ $I_0 = \pm 40 \text{ mA}$ $I_{0ac} = 80 \text{ kHz}$ $R1 = 10 \text{ k}\Omega$ $R2 = 240 \text{ k}\Omega$ $R3 = 240 \text{ k}\Omega$ $R4 = 0.15 \Omega$ C1 = 820 pF C2 = 10 pF $C3 = 220 \text{ }\mu\text{F}$ D1, D2, D3 = 1N5819 T1 = PE-64287

T1 = PE-64287

TL/H/8711-14

FIGURE 23. RS-232 Line Driver Power Supply

Capacitor C1 sets the oscillator frequency and is selected from Figure 1.

Capacitor C2 serves as a compensation capacitor for synchronous operation and a value of 10 to 50 pF should be sufficient for most applications.

A minimum value for an ideal output capacitor C3, could be calculated as $C=I_0\times t/\Delta V$ where I_0 is the load current, t is the transistor on time (typically 0.4/f_{0sc}), and ΔV is the peak-to-peak output voltage ripple. A larger output capacitor than this theoretical value should be used since electrolytics have poor high frequency performance. Experience has shown that a value from 5 to 10 times the calculated value should be used.

For good efficiency, the diodes must have a low forward voltage drop and be fast switching. 1N5819 Schottky diodes work well.

Transformer selection should be picked for an output transistor "on" time of $0.4/f_{\rm OSC}$, and a primary inductance high enough to prevent the output transistor switch from ramping higher than the transistor's rating of 750 mA. Pulse Engineering (San Diego, Calif.) and Renco Electronics, Inc. (Deer Park, N.Y.) can provide further assistance in selecting the proper transformer for a specific application need. The transformer used in *Figure 23* was a Pulse Engineering PE-64287.