

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

LM3421, LM3421Q1, LM3421Q0, LM3423, LM3423Q1, LM3423Q0 N-Channel Controllers for Constant Current LED Drivers

Check for Samples: LM3421, LM3421-Q1, LM3423, LM3423-Q1

FEATURES

- LM3421Q1/LM3423Q1 are Automotive Grade Products That are AEC-Q100 Grade 1 Qualified (-40°C to +125°C Operating Junction **Temperature) and Similarly** LM3421Q0/LM3423Q0 are AEC-Q100 Grade 0 Qualified (-40°C to +150°C Operating Junction Temperature)
- V_{IN} Range From 4.5V to 75V •
- **High-Side Adjustable Current Sense**
- 2Ω, 1A Peak MosFET Gate Driver
- Input Under-Voltage and Output Over-Voltage Protection
- **PWM and Analog Dimming**
- **Cycle-by-Cycle Current Limit**
- **Programmable Switching Frequency**
- "Zero Current" Shutdown and Thermal Shutdown
- LED Output Status Flag (LM3423/23Q1/23Q0 Only)
- Fault Status Flag and Timer (LM3423/23Q1/23Q0 Only)

APPLICATIONS

- LED Drivers Buck, Boost, Buck-Boost, and SEPIC
- Indoor and Outdoor Area SSL
- Automotive
- **General Illumination**
- **Constant-Current Regulators**

DESCRIPTION

The LM3421/23 are versatile high voltage N-channel MosFET controllers for LED drivers . They can be easily configured in buck, boost, buck-boost and SEPIC topologies. This flexibility, along with an input voltage rating of 75V, makes the LM3421/23 ideal for illuminating LEDs in a large family of applications.

Adjustable high-side current sense voltage allows for tight regulation of the LED current with the highest efficiency possible. The LM3421/23 uses Predictive Off-time (PRO) control, which is a combination of peak current-mode control and a predictive off-timer. This method of control eases the design of loop compensation while providing inherent input voltage feed-forward compensation.

The LM3421/23 devices include a high-voltage startup regulator that operates over a wide input range of 4.5V to 75V. The internal PWM controller is designed for adjustable switching frequencies of up to 2.0 MHz, thus enabling compact solutions. Additional features include "zero current" shutdown, analog dimming, PWM dimming, over-voltage protection, under-voltage lock-out, cycle-by-cycle current limit, and thermal shutdown.

The LM3423 also includes an LED output status flag, a fault flag, a programmable fault timer, and a logic input to select the polarity of the dimming output driver.

The LM3421Q1/23Q1 are AEC-Q100 grade 1 qualified and LM3421Q0/23Q0 are AEC-Q100 grade 0 qualified.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

Typical Boost Application Circuit



Connection Diagrams




Figure 2. 16-Lead TSSOP Package Number PWP




Figure 1. Boost Evaluation Board 9 Series LEDs at 1A




Figure 3. 20-Lead TSSOP Package Number PWP

PIN DESCRIPTIONS

LM3423	LM3421	Name	Description	Function
1	1	V _{IN}	Input Voltage	Bypass with 100 nF capacitor to AGND as close to the device as possible in the circuit board layout.
2	2	EN	Enable	Connect to AGND for zero current shutdown or apply > 2.4V to enable device.
3	3	COMP	Compensation	Connect a capacitor to AGND to set the compensation.
4	4	CSH	Current Sense High	Connect a resistor to AGND to set the signal current. For analog dimming, connect a controlled current source or a potentiometer to AGND as detailed in the ANALOG DIMMING section.
5	5	RCT	Resistor Capacitor Timing	External RC network sets the predictive "off-time" and thus the switching frequency.
6	6	AGND	Analog Ground	Connect to PGND through the DAP copper pad to provide ground return for CSH, COMP, RCT, and TIMR.
7	7	OVP	Over-Voltage Protection	Connect to a resistor divider from V _O to program output over-voltage lockout (OVLO). Turn-off threshold is 1.24V and hysteresis for turn-on is provided by 23 μA current source.



LM3421, LM3421-Q1 LM3423, LM3423-Q1

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

PIN DESCRIPTIONS (continued)

LM3423	LM3421	Name	Description	Function
8	8	nDIM	Dimming Input / Under-Voltage Protection	Connect a PWM signal for dimming as detailed in the PWM DIMMING section and/or a resistor divider from V _{IN} to program input under-voltage lockout (UVLO). Turn-on threshold is 1.24V and hysteresis for turn-off is provided by 23 μ A current source.
9	-	FLT	Fault Flag	Connect to pull-up resistor from VIN and N-channel MosFET open drain output is high when a fault condition is latched by the timer.
10	-	TIMR	Fault Timer	Connect a capacitor to AGND to set the time delay before a sensed fault condition is latched.
11	-	LRDY	LED Ready Flag	Connect to pull-up resistor from VIN and N-channel MosFET open drain output pulls down when the LED current is not in regulation.
12	-	DPOL	Dim Polarity	Connect to AGND if dimming with a series P-channel MosFET or leave open when dimming with series N-channel MosFET.
13	9	DDRV	Dim Gate Drive Output	Connect to the gate of the dimming MosFET.
14	10	PGND	Power Ground	Connect to AGND through the DAP copper pad to provide ground return for GATE and DDRV.
15	11	GATE	Main Gate Drive Output	Connect to the gate of the main switching MosFET.
16	12	V _{CC}	Internal Regulator Output	Bypass with 2.2 μ F–3.3 μ F ceramic capacitor to PGND.
17	13	IS	Main Switch Current Sense	Connect to the drain of the main N-channel MosFET switch for ${\sf R}_{DS-}_{ON}$ sensing or to a sense resistor installed in the source of the same device.
18	14	RPD	Resistor Pull Down	Connect the low side of all external resistor dividers (V _{IN} UVLO, OVP) to implement "zero-current" shutdown.
19	15	HSP	LED Current Sense Positive	Connect through a series resistor to the positive side of the LED current sense resistor.
20	16	HSN	LED Current Sense Negative	Connect through a series resistor to the negative side of the LED current sense resistor.
DAP (21)	DAP (17)	DAP	Thermal PAD on bottom of IC	Star ground, connecting AGND and PGND. For thermal considerations please refer to ⁽¹⁾ .

(1) Junction-to-ambient thermal resistance is highly board-layout dependent. The numbers listed in the table are given for an reference layout wherein the 16L TSSOP package has its EP pad populated with 9 vias and the 20L TSSOP has its EP pad populated with 12 vias. In applications where high maximum power dissipation exists, namely driving a large MosFET at high switching frequency from a high input voltage, special care must be paid to thermal dissipation issues during board design. In high-power dissipation applications, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C for Q1, or 150°C for Q0), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the package in the application (θ_{JA}), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$. In most applications there is little need for the full power dissipation capability of this advanced package. Under these circumstances, no vias would be required and the thermal resistances would be 104 °C/W for the 16L TSSOP and 86.7 °C/W for the 20L TSSOP. It is possible to conservatively interpolate between the full via count thermal resistance and the no via count thermal resistance with a straight line to get a thermal resistance for any number of vias in between these two limits.

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

		F	
V _{IN} , EN, RPD, nDIM		-0.3V to 76.0V -1 mA continuous	
OVP, HSP, HSN, LRDY, FLT, DPOL		-0.3V to 76.0V -100 µA continuous	
RCT		-0.3V to 76.0V -1 mA to +5 mA continuous	
IS		-0.3V to 76.0V -2V for 100 ns -1mA continuous	
V _{CC}		-0.3V to 8.0V	
TIMR		-0.3V to 7.0V -100µA to +100µA Continuous	
COMP, CSH		-0.3V to 6.0 -200 μA to +200 μA Continuo	
GATE, DDRV		-0.3V to V _{CC} -2.5V for 100 ns V _{CC} +2.5V for 100 ns -1 mA to +1 mA continuous	
PGND		-0.3V to 0.3V -2.5V to 2.5V for 100 ns	
Maximum Junction Temperature		Internally Limited	
Storage Temperature Range		−65°C to +150°C	
Maximum Lead Temperature (Solder and Reflow) ⁽³⁾		260	
Continuous Power Dissipation		Internally Limited	
ESD Susceptibility ⁽⁴⁾	Human Body Model	2 kV	
	Charge Device Model	500V CSH pin 750V all other pins	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Operating Ratings is not implied. The recommended Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are with respect to the potential at the AGND pin, unless otherwise specified.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Refer to http://www.ti.com/packaging for more detailed information and mounting techniques.
- (4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The applicable standard is JESD22-A114C.

Operating Conditions ⁽¹⁾

Operating Junction Temperature Range	LM3421, LM3421Q1, LM3423, LM3423Q1	−40°C to +125°C
	LM3421Q0, LM3423Q0	−40°C to +150°C
Input Voltage V _{IN}		4.5V to 75V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Operating Ratings is not implied. The recommended Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are with respect to the potential at the AGND pin, unless otherwise specified.

4



Electrical Characteristics ⁽¹⁾

Specifications in standard type face are for $T_J = 25^{\circ}$ C and those with **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^{\circ}$ C to +150^{\circ}C for LM3421Q0/LM3423Q0, $T_J = -40^{\circ}$ C to +125^{\circ}C for all others). Specifications that differ between the two operating ranges will be identified in the **Temp Range** column as Q0 for $T_J = -40^{\circ}$ C to +150^{\circ}C and as Q1 for $T_J = -40^{\circ}$ C to +125^{\circ}C. If no temperature range is indicated then the specification holds for both Q1 and Q0. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = +25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following condition applies: $V_{IN} = +14V$.

Parameter	Conditions	Temp Range	Min ⁽²⁾	Тур ⁽³⁾	Max ⁽²⁾	Units
EGULATOR	IL	1 1				1
V _{CC} Regulation	$I_{CC} = 0 \text{ mA}$		6.30	6.90	7.35	V
V _{CC} Current Limit	$V_{CC} = 0V$		20	25		
Quiescent Current	EN = 3.0V, Static	Q1			3	mA
		Q0		2	3.5	_
Shutdown Current	EN = 0V			0.1	1.0	μA
(<u>+</u>			•		
V _{CC} UVLO Threshold	V _{CC} Increasing			4.17	4.50	
	V _{CC} Decreasing		3.70	4.08		V
V _{CC} UVLO Hysteresis				0.1		
IOLDS	I.			J		
EN Startup Threshold	EN Increasing	Q1			2.40	
		Q0		1.75	2.75	- V
	EN Decreasing		0.80	1.63		
EN Startup Hysteresis				0.1		-
EN Pulldown Resistance	EN = 1V	Q1		0.82	1.30	MΩ
		Q0	0.45		1.80	
HOLDS		11		1		
CSH High Fault	CSH Increasing			1.6		
CSH Low Condition on LRDY Pin (LM3423)	CSH increasing			1.0		V
IOLDS				1		
OVP OVLO Threshold	OVP Increasing		1.185	1.240	1.285	V
OVP Hysteresis Source	<u> </u>	Q1			25	μΑ
Current		Q0	20	23	26	
SHOLDS	L	11		1		_
DPOL Logic Threshold	DPOL Increasing		2.0	2.3	2.6	V
DPOL Pullup Resistance				500	1200	kΩ
Fault Threshold		Q1			1.285	
		Q0	1.185	1.240	1.290	V
Fault Pin Source Current						
		Q0	10.0	11.5	13.5	μA
	EGULATOR V _{CC} Regulation V _{CC} Current Limit Quiescent Current Shutdown Current V _{CC} UVLO Threshold V _{CC} UVLO Hysteresis OLDS EN Startup Threshold EN Startup Hysteresis EN Pulldown Resistance HOLDS CSH High Fault CSH Low Condition on LRDY Pin (LM3423) OVP OVLO Threshold OVP Hysteresis Source Current SHOLDS DPOL Logic Threshold DPOL Pullup Resistance R	EGULATOR V_{CC} Regulation $I_{CC} = 0 \text{ mA}$ V_{CC} Current Limit $V_{CC} = 0V$ Quiescent CurrentEN = 3.0V, StaticShutdown CurrentEN = 0V V_{CC} UVLO Threshold V_{CC} Increasing V_{CC} UVLO Hysteresis V_{CC} Decreasing $OLDS$ EN Startup ThresholdEN IncreasingEN Startup ThresholdEN IncreasingEN Startup HysteresisEN DecreasingEN Pulldown ResistanceEN = 1VHOLDSCSH IncreasingCSH High FaultCSH IncreasingCSH Low Condition on LRDY Pin (LM3423)OVP IncreasingOVP OVLO ThresholdOVP IncreasingOVP Hysteresis Source CurrentOVP Active (high)SHOLDSDPOL Logic ThresholdDPOL IncreasingDPOL Logic ThresholdDPOL IncreasingDPOL Pullup ResistanceERFault ThresholdIncreasing	ParameterConditionsRangeEGULATOR V_{CC} Regulation $I_{CC} = 0$ mA V_{CC} Current Limit $V_{CC} = 0V$ Quiescent CurrentEN = 3.0V, StaticQ1Quiescent CurrentEN = 0VV_{CC} UVLO Threshold V_{CC} Increasing V_{CC} UVLO Hysteresis V_{CC} DecreasingOLDSVEN Startup ThresholdEN IncreasingQ1Q0EN DecreasingQ1Q0EN DecreasingQ1Q0EN DecreasingQ1Q0EN DecreasingQ1Q0EN Pulldown ResistanceEN = 1VQ1Q0Q0HOLDSCSH IncreasingQ1CSH High FaultCSH IncreasingQ1CSH Low Condition on LRDY Pin (LM3423)CSH increasingOVP OVLO ThresholdOVP IncreasingQ1OVP OVLO ThresholdOVP IncreasingQ1OVP Hysteresis Source CurrentOVP Active (high)Q1Q0SHOLDSIncreasingIncreasingDPOL Logic ThresholdDPOL IncreasingIncreasingDPOL Pullup ResistanceIncreasingIncreasingRFault ThresholdQ1Q0Fault Pin Source CurrentQ1	ParameterConditionsRangeMinterEGULATOR V_{CC} Regulation $I_{CC} = 0 \text{ mA}$ 6.30 V_{CC} Current Limit $V_{CC} = 0V$ 20Quiescent CurrentEN = 3.0V, StaticQ1Quiescent CurrentEN = 3.0V, StaticQ1Quiescent CurrentEN = 0VVcc Increasing V_{CC} UVLO Threshold V_{CC} Increasing0 V_{CC} UVLO HysteresisVcc Decreasing3.70OLDSEN Startup ThresholdEN IncreasingQ1EN Startup ThresholdEN = 1VQ1QOEN Startup Hysteresis0.80EN Startup HysteresisEN = 1VQ1CSH High FaultCSH Increasing0.45CSH Low Condition on LRDY Pin (LM3423)CSH Increasing20OVP OVLO ThresholdOVP Increasing1.185OVP Active (high)Q1 Q020SHOLDSDPOL Logic ThresholdDPOL Increasing2.0DPOL Logic ThresholdDPOL Increasing2.0Fault ThresholdQ1 Q01.185Fault ThresholdQ1 Q01.185Fault Pin Source CurrentQ1 Q11.0.0	ParameterConductorsRangeMinterTypeEGULATOR V_{CC} Regulation $ _{CC} = 0 \text{ mA}$ 6.306.90 V_{CC} Current Limit $V_{CC} = 0V$ 2025Quiescent CurrentEN = 3.0V, StaticQ12Shutdown CurrentEN = 0V0.12V_{CC} UVLO Threshold V_{CC} Increasing4.17 V_{CC} UVLO Hysteresis0.10.1OLDSEN Startup ThresholdV _{CC} Decreasing3.70EN Startup ThresholdEN IncreasingQ11.75EN Startup Hysteresis0.11.75EN Startup Hysteresis0.100.45EN Pulldown ResistanceEN = 1VQ10.45OLDSCSH Increasing1.6CSH High FaultCSH Increasing1.6CSH Low Condition on LRDY Pin (LM3423)CSH Increasing1.0OUPSOVP OVLO ThresholdOVP Increasing1.185OVP OVLO ThresholdOVP Increasing2.02.3SHOLDSDPOL Increasing2.02.3DPOL Logic ThresholdDPOL Increasing2.02.3DPOL Logic ThresholdDPOL Increasing2.02.3DPOL Pullup Resistance500500Fault ThresholdQ11.1851.240Q0Q011.1851.240Fault ThresholdQ11.1851.240Fault ThresholdQ11.1851.240GRQ01.1851.240Image: Stance </td <td>$\begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c } \hline \bed{tabular}$</td>	$\begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c } \hline \bed{tabular} $

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Operating Ratings is not implied. The recommended Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are with respect to the potential at the AGND pin, unless otherwise specified.

(2) All limits specified at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are specified via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

(3) Typical numbers are at 25°C and represent the most likely norm.

Copyright © 2008–2011, Texas Instruments Incorporated

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

Electrical Characteristics ⁽¹⁾ (continued)

Specifications in standard type face are for $T_J = 25^{\circ}$ C and those with **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^{\circ}$ C to +150°C for LM3421Q0/LM3423Q0, $T_J = -40^{\circ}$ C to +125°C for all others). Specifications that differ between the two operating ranges will be identified in the **Temp Range** column as Q0 for $T_J = -40^{\circ}$ C to +150°C and as Q1 for $T_J = -40^{\circ}$ C to +125°C. If no temperature range is indicated then the specification holds for both Q1 and Q0. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = +25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following condition applies: $V_{IN} = +14V$.

Symbol	Parameter	Conditions	Temp Range	Min ⁽²⁾	Тур ⁽³⁾	Max ⁽²⁾	Units	
ERROR AM	PLIFIER							
V _{REF}	CSH Reference Voltage	With Respect to AGN	D	1.210	1.235	1.260	V	
	Error Amplifier Input Bias Current			-0.6	0	0.6		
	COMP Sink / Source Current		Q1	00	20	35	μA	
			Q0	22	30	36		
	Transconductance				100		μA/V	
	Linear Input Range	(4)			±125		mV	
	Transconductance Bandwidth	-6dB Unloaded Respo	onse ⁽⁴⁾	0.5	1.0		MHz	
OFF TIMER								
	Minimum Off-time	RCT = 1V through	Q1		05	75		
		1 kΩ	Q0		35	90	ns	
R _{RCT}	RCT Reset Pull-down		Q1		20	120	0	
	Resistance		Q0		36	125	Ω	
V _{RCT}	V _{IN} /25 Reference Voltage	$V_{IN} = 14V$	Q1	540	505	585	mV	
			Q0	540	565	590		
f	Continuous Conduction Switching Frequency	2.2 nF > C _T > 470 pF			25/(C _T R _T)		Hz	
PWM COMP	ARATOR							
	COMP to PWM Offset			700	800	900	mV	
CURRENT I	_IMIT (IS)							
I _{LIM}	Current Limit Threshold			215	245	275	mV	
	I _{LIM} Delay to Output		Q1		25	75		
			Q0		35 -	90	ns	
	Leading Edge Blanking Time			115	210	325		
HIGH SIDE	TRANSCONDUCTANCE AMPLI	FIER						
	Input Bias Current				11.5		μA	
	Transconductance			20	119		mA/\	
	Input Offset Current			-1.5	0	1.5	μA	
	Input Offset Voltage			-7	0	7	mV	
	Transconductance Bandwidth	I _{CSH} = 100 μA		250	500		kHz	
GATE DRIV	ER (GATE)		I.		n			
R _{SRC(GATE)}	GATE Sourcing Resistance	GATE = High			2.0	6.0	~	
R _{SNK(GATE)}	GATE Sinking Resistance	GATE = Low			1.3	4.5	Ω	
	R (DIM, DDRV)		1		· I		- 1	
nDIM _{VTH}	nDIM / UVLO Threshold			1.185	1.240	1.285	V	
nDIM _{HYS}	nDIM Hysteresis Current		Q1			25		
		Q0		20	23	26	μA	
			+		40.5			
R _{SRC(DDRV)}	DDRV Sourcing Resistance	DDRV = High			13.5	30.0	Ω	

(4) These electrical parameters are specified by design, and are not verified by test.



Electrical Characteristics ⁽¹⁾ (continued)

Specifications in standard type face are for $T_J = 25^{\circ}$ C and those with **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^{\circ}$ C to +150°C for LM3421Q0/LM3423Q0, $T_J = -40^{\circ}$ C to +125°C for all others). Specifications that differ between the two operating ranges will be identified in the **Temp Range** column as Q0 for $T_J = -40^{\circ}$ C to +150°C and as Q1 for $T_J = -40^{\circ}$ C to +125°C. If no temperature range is indicated then the specification holds for both Q1 and Q0. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = +25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following condition applies: $V_{IN} = +14V$.

Symbol	Parameter	Conditions	Temp Range	Min ⁽²⁾	Тур ⁽³⁾	Max ⁽²⁾	Units	
PULL-DOW	N N-CHANNEL MosFETS							
R _{RPD}	RPD Pull-down Resistance		Q1		145	300		
			Q0		145	350		
R _{FLT}	FLT Pull-down Resistance		Q1		145	300		
			Q0		145	350	Ω	
R _{LRDY}	LRDY Pull-down Resistance		Q1		135	300	_	
			Q0		135	350		
THERMAL	SHUTDOWN							
T _{SD}	Thermal Shutdown Threshold	(4)	Q1		165			
			Q0		210		°C	
T _{HYS}	Thermal Shutdown Hysteresis	(4)			25			
THERMAL	RESISTANCE							
θ _{JA}	Junction to Ambient ⁽⁵⁾	16L TSSOP			37.4		00000	
		20L TSSOP			34.0		°C/W	
θ _{JC}	Junction to Exposed Pad (EP)	16L TSSOP			2.3		°C/W	
		20L TSSOP			2.3			

(5) Junction-to-ambient thermal resistance is highly board-layout dependent. The numbers listed in the table are given for an reference layout wherein the 16L TSSOP package has its EP pad populated with 9 vias and the 20L TSSOP has its EP pad populated with 12 vias. In applications where high maximum power dissipation exists, namely driving a large MosFET at high switching frequency from a high input voltage, special care must be paid to thermal dissipation issues during board design. In high-power dissipation applications, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C for Q1, or 150°C for Q0), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} - (θ_{JA} × P_{D-MAX}). In most applications there is little need for the full power dissipation capability of this advanced package. Under these circumstances, no vias would be required and the thermal resistances would be 104 °C/W for the 16L TSSOP and 86.7 °C/W for the 20L TSSOP. It is possible to conservatively interpolate between the full via count thermal resistance and the no via count thermal resistance with a straight line to get a thermal resistance for any number of vias in between these two limits.


LM3421, LM3421-Q1 LM3423, LM3423-Q1 SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

Typical Performance Characteristics

 T_A =+25°C and V_{IN} = 14V unless otherwise specified




(1) The measurements were made using the standard boost evaluation board from AN-2011.

(2) The measurements were made using the standard buck-boost evaluation board from AN-2010.



LM3421, LM3421-Q1 LM3423, LM3423-Q1

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011




SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

BLOCK DIAGRAM



THEORY OF OPERATION

The LM3421/23 are N-channel MosFET (NFET) controllers for buck, boost and buck-boost current regulators which are ideal for driving LED loads. The controller has wide input voltage range allowing for regulation of a variety of LED loads. The high-side differential current sense, with low adjustable threshold voltage, provides an excellent method for regulating output current while maintaining high system efficiency. The LM3421/23 uses a Predictive Off-time (PRO) control architecture that allows the regulator to be operated using minimal external control loop compensation, while providing an inherent cycle-by-cycle current limit. The adjustable current sense threshold provides the capability to amplitude (analog) dim the LED current and the output enable/disable



function with external dimming FET driver allows for fast PWM dimming of the LED load. When designing, the maximum attainable LED current is not internally limited because the LM3421/23 is a controller. Instead it is a function of the system operating point, component choices, and switching frequency allowing the LM3421/23 to easily provide constant currents up to 5A. This controller contains all the features necessary to implement a high efficiency versatile LED driver.




Figure 15. Ideal CCM Regulator Inductor Current i_L(t)

CURRENT REGULATORS

Current regulators can be designed to accomplish three basic functions: buck, boost, and buck-boost. All three topologies in their most basic form contain a main switching MosFET, a recirculating diode, an inductor and capacitors. The LM3421/23 is designed to drive a ground referenced NFET which is perfect for a standard boost regulator. Buck and buck-boost regulators, on the other hand, usually have a high-side switch. When driving an LED load, a ground referenced load is often not necessary, therefore a ground referenced switch can be used to drive a floating load instead. The LM3421/23 can then be used to drive all three basic topologies as shown in the Basic Topology Schematics section. Other topologies such as the SEPIC and flyback converter (both derivatives of the buck-boost) can be implemented as well.

Looking at the buck-boost design, the basic operation of a current regulator can be analyzed. During the time that the NFET (Q1) is turned on (t_{ON}), the input voltage source stores energy in the inductor (L1) while the output capacitor (C_O) provides energy to the LED load. When Q1 is turned off (t_{OFF}), the re-circulating diode (D1) becomes forward biased and L1 provides energy to both C_O and the LED load. Figure 15 shows the inductor current ($i_L(t)$) waveform for a regulator operating in CCM.

The average output LED current (I_{LED}) is proportional to the average inductor current (I_L), therefore if I_L is tightly controlled, I_{LED} will be well regulated. As the system changes input voltage or output voltage, the ideal duty cycle (D) is varied to regulate I_L and ultimately I_{LED} . For any current regulator, D is a function of the conversion ratio:

Buck

$$D = \frac{V_O}{V_{IN}}$$

Boost

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}} - \mathsf{V}_{\mathsf{IN}}}{\mathsf{V}_{\mathsf{O}}}$$

Buck-boost

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}}}{\mathsf{V}_{\mathsf{O}} + \mathsf{V}_{\mathsf{IN}}}$$

(1)

(2)

11

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

PREDICTIVE OFF-TIME (PRO) CONTROL

PRO control is used by the LM3421/23 to control I_{LED} . It is a combination of average peak current control and a one-shot off-timer that varies with input voltage. The LM3421/23 uses peak current control to regulate the average LED current through an array of HBLEDs. This method of control uses a series resistor in the LED path to sense LED current and can use either a series resistor in the MosFET path or the MosFET R_{DS-ON} for both cycle-by-cycle current limit and input voltage feed forward. D is indirectly controlled by changes in both t_{OFF} and t_{ON}, which vary depending on the operating point.

Even though the off-time control is quasi-hysteretic, the input voltage proportionality in the off-timer creates an essentially constant switching frequency over the entire operating range for boost and buck-boost topologies. The buck topology can be designed to give constant ripple over either input voltage or output voltage, however switching frequency is only constant at a specific operating point.

This type of control minimizes the control loop compensation necessary in many switching regulators, simplifying the design process. The averaging mechanism in the peak detection control loop provides extremely accurate LED current regulation over the entire operating range.

PRO control was designed to mitigate "current mode instability" (also called "sub-harmonic oscillation") found in standard peak current mode control when operating near or above 50% duty cycles. When using standard peak current mode control with a fixed switching frequency, this condition is present, regardless of the topology. However, using a constant off-time approach, current mode instability cannot occur, enabling easier design and control.

Predictive off-time advantages:

- There is no current mode instability at any duty cycle.
- Higher duty cycles / voltage transformation ratios are possible, especially in the boost regulator.

The only disadvantage is that synchronization to an external reference frequency is generally not available.

SWITCHING FREQUENCY

An external resistor (R_T) connected between the RCT pin and the switch node (where D1, Q1, and L1 connect), in combination with a capacitor (C_T) between the RCT and AGND pins, sets the off-time (t_{OFF}) as shown in Figure 16. For boost and buck-boost topologies, the V_{IN} proportionality ensures a virtually constant switching frequency (f_{SW}).

For a buck topology, R_T and C_T are also used to set t_{OFF} , however the V_{IN} proportionality will not ensure a constant switching frequency. Instead, constant ripple operation can be achieved. Changing the connection of R_T in Figure 16 from V_{SW} to V_{IN} will provide a constant ripple over varying V_{IN} . Adding a PNP transistor as shown in Figure 17 will provide constant ripple over varying V_O .

The switching frequency is defined:

Buck (Constant Ripple vs. V_{IN})

$$f_{SW} = \frac{25 x (V_{IN} - V_O)}{R_T x C_T X V_{IN}}$$

Buck (Constant Ripple vs. V_o)

$$f_{SW} = \frac{25 x (V_{IN} x V_{O} - V_{O}^{2})}{R_{T} x C_{T} x V_{IN}^{2}}$$

Boost and Buck-boost

$$f_{SW} = \frac{25}{R_T \times C_T}$$
(6)


For all topologies, the C_T capacitor is recommended to be 1 nF and should be located very close to the LM3421/23.

(4)

(5)












Figure 17. Off-timer Circuitry for Buck Regulators




Figure 18. LED Current Sense Circuitry

AVERAGE LED CURRENT

The LM3421/23 uses an external current sense resistor (R_{SNS}) placed in series with the LED load to convert the LED current (I_{LED}) into a voltage (V_{SNS}) as shown in Figure 18. The HSP and HSN pins are the inputs to the high-side sense amplifier which are forced to be equal potential ($V_{HSP}=V_{HSN}$) through negative feedback. Because of this, the V_{SNS} voltage is forced across R_{HSP} to generate the signal current (I_{CSH}) which flows out of the CSH pin and through the R_{CSH} resistor. The error amplifier will regulate the CSH pin to 1.24V, therefore I_{CSH} can be calculated:

$$I_{CSH} = \frac{V_{SNS}}{R_{HSP}}$$
(7)

This means V_{SNS} will be regulated as follows:

$$V_{SNS} = 1.24V \times \frac{R_{HSP}}{R_{CSH}}$$

ILED can then be calculated:

$$I_{\text{LED}} = \frac{V_{\text{SNS}}}{R_{\text{SNS}}} = \frac{1.24V}{R_{\text{SNS}}} \times \frac{R_{\text{HSP}}}{R_{\text{CSH}}}$$

Copyright © 2008–2011, Texas Instruments Incorporated

Submit Documentation Feedback 13

(8)

(9)



The selection of the three resistors (R_{SNS} , R_{CSH} , and R_{HSP}) is not arbitrary. For matching and noise performance, the suggested signal current I_{CSH} is approximately 100 µA. This current does not flow in the LEDs and will not affect either the off-state LED current or the regulated LED current. I_{CSH} can be above or below this value, but the high-side amplifier offset characteristics may be affected slightly. In addition, to minimize the effect of the high-side amplifier voltage offset on LED current accuracy, the minimum V_{SNS} is suggested to be 50 mV. Finally, a resistor ($R_{HSN} = R_{HSP}$) should be placed in series with the HSN pin to cancel out the effects of the input bias current (~10 µA) of both inputs of the high-side sense amplifier.

The sense resistor (R_{SNS}) can be placed anywhere in the series string of LEDs as long as the voltage at the HSN and HSP pins (V_{HSP} and V_{HSN}) satisfies the following conditions.

Typically, for a buck-boost configuration, R_{SNS} is placed at the bottom of the string (LED-) which allows for greater flexibility of input and output voltage. However, if there is substantial input voltage ripple allowed, it can help to place R_{SNS} at the top of the string (LED+) which limits the output voltage of the string to:

$$V_{O} = 76V - V_{IN}$$

(11)

Note that he CSH pin can also be used as a low-side current sense input regulated to 1.24V. The high-side sense amplifier is disabled if HSP and HSN are tied to AGND (or $V_{HSN} > V_{HSP}$).

ANALOG DIMMING

The CSH pin can be used to analog dim the LED current by adjusting the current sense voltage (V_{SNS}). There are several different methods to adjust V_{SNS} using the CSH pin:

- 1. External variable resistance : Adjust a potentiometer placed in series with R_{CSH} to vary V_{SNS}.
- 2. External variable current source: Source current (0 µA to I_{CSH}) into the CSH pin to adjust V_{SNS}.




Figure 19. Analog Dimming Circuitry

In general, analog dimming applications require a lower switching frequency to minimize the effect of the leading edge blanking circuit. As the LED current is reduced, the output voltage and the duty cycle decreases. Eventually, the minimum on-time is reached. The lower the switching frequency, the wider the linear dimming range. Figure 19 shows how both CSH methods are physically implemented.

Method 1 uses an external potentiometer in the CSH path which is a simple addition to the existing circuitry. However, the LEDs cannot dim completely because there is always some resistance causing signal current to flow. This method is also susceptible to noise coupling at the CSH pin since the potentiometer increases the size of the signal current loop.



Method 2 provides a complete dimming range and better noise performance, though it is more complex. It consists of a PNP current mirror and a bias network consisting of an NPN, 2 resistors and a potentiometer (R_{ADJ}), where R_{ADJ} controls the amount of current sourced into the CSH pin. A higher resistance value will source more current into the CSH pin causing less regulated signal current through R_{HSP} , effectively dimming the LEDs. V_{REF} should be a precise external voltage reference, while Q7 and Q8 should be a dual pair PNP for best matching and performance. The additional current (I_{ADD}) sourced into the CSH pin can be calculated:

$$I_{ADD} = \frac{\left(\frac{R_{ADJ} \times V_{REF}}{R_{ADJ} + R_{MAX}}\right) - V_{BE-Q6}}{R_{BIAS}}$$

(12)

The corresponding I_{LED} for a specific I_{ADD} is:

$$I_{\text{LED}} = (I_{\text{CSH}} - I_{\text{ADD}}) \times \left(\frac{R_{\text{HSP}}}{R_{\text{SNS}}}\right)$$

(13)

CURRENT SENSE/CURRENT LIMIT

The LM3421/23 achieves peak current mode control using a comparator that monitors the main MosFET (Q1) transistor current, comparing it with the COMP pin voltage as shown in Figure 20. Further, it incorporates a cycle-by-cycle over-current protection function. Current limit is accomplished by a redundant internal current sense comparator. If the voltage at the current sense comparator input (IS) exceeds 245 mV (typical), the on cycle is immediately terminated. The IS input pin has an internal N-channel MosFET which pulls it down at the conclusion of every cycle. The discharge device remains on an additional 210 ns (typical) after the beginning of a new cycle to blank the leading edge spike on the current sense signal. The leading edge blanking (LEB) determines the minimum achievable on-time (t_{ON-MIN}).




Figure 20. Current Sense / Current Limit Circuitry

There are two possible methods to sense the transistor current. The R_{DS-ON} of the main power MosFET can be used as the current sense resistance because the IS pin was designed to withstand the high voltages present on the drain when the MosFET is in the off state. Alternatively, a sense resistor located in the source of the MosFET may be used for current sensing, however a low inductance (ESL) type is suggested. The cycle-by-cycle current limit (I_{LIM}) can be calculated using either method as the limiting resistance (R_{LIM}):

$$I_{\text{LIM}} = \frac{245 \text{ mV}}{R_{\text{LIM}}}$$

(14)

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



OVER-CURRENT PROTECTION

The LM3421/23 devices have a secondary method of over-current protection. Switching action is disabled whenever the current in the LEDs is more than 30% above the regulation set point. The dimming MosFET switch driver (DDRV) is not disabled however as this would immediately remove the fault condition and cause oscillatory behavior.

ZERO CURRENT SHUTDOWN

The LM3421/23 devices implement "zero current" shutdown via the EN and RPD pins. When pulled low, the EN pin places the devices into near-zero current state, where only the leakage currents will be observed at the pins (typical 0.1 μ A). The applications circuits, frequently have resistor dividers to set UVLO, OVLO, or other similar functions. The RPD pin is an open drain N-channel MosFET that is enabled only when the device is enabled. Tying the bottom of all resistor dividers to the RPD pin as shown in Figure 21 allows them to float during shutdown, thus removing their current paths and providing true application-wide zero current shutdown.




Figure 21. Zero Current Shutdown Circuit

CONTROL LOOP COMPENSATION

The LM3421/23 control loop is modeled like any current mode controller. Using a first order approximation, the uncompensated loop can be modeled as a single pole created by the output capacitor and, in the boost and buck-boost topologies, a right half plane zero created by the inductor, where both have a dependence on the LED string dynamic resistance. There is also a high frequency pole in the model, however it is near the switching frequency and plays no part in the compensation design process therefore it will be neglected. Since ceramic capacitance is recommended for use with LED drivers due to long lifetimes and high ripple current rating, the ESR of the output capacitor can also be neglected in the loop analysis. Finally, there is a DC gain of the uncompensated loop which is dependent on internal controller gains and the external sensing network.

A buck-boost regulator will be used as an example case. See the Design Guide section for compensation of all topologies.

The uncompensated loop gain for a buck-boost regulator is given by the following equation:

$$T_{U} = T_{U0} x \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right)}$$
(15)

Where the uncompensated DC loop gain of the system is described as:

$$T_{U0} = \frac{D' x \, 500V \, x \, R_{CSH} \, x \, R_{SNS}}{(1+D) \, x \, R_{HSP} \, x \, R_{LIM}} = \frac{D' \, x \, 620V}{(1+D) \, x \, I_{LED} \, x \, R_{LIM}}$$
(16)

And the output pole (ω_{P1}) is approximated:

$$\omega_{\rm P1} = \frac{1+D}{r_{\rm D} \, \mathrm{x} \, \mathrm{C}_{\rm O}} \tag{17}$$

1



And the right half plane zero (ω_{Z1}) is:

$$\omega_{Z1} = \frac{r_D \times D^2}{D \times L1}$$

(18)




Figure 22. Uncompensated Loop Gain Frequency Response

Figure 22 shows the uncompensated loop gain in a worst-case scenario when the RHP zero is below the output pole. This occurs at high duty cycles when the regulator is trying to boost the output voltage significantly. The RHP zero adds 20dB/decade of gain while loosing 45°/decade of phase which places the crossover frequency (when the gain is zero dB) extremely high because the gain only starts falling again due to the high frequency pole (not modeled or shown in figure). The phase will be below -180° at the crossover frequency which means there is no phase margin (180° + phase at crossover frequency) causing system instability. Even if the output pole is below the RHP zero, the phase will still reach -180° before the crossover frequency in most cases yielding instability.




Figure 23. Compensation Circuitry

To mitigate this problem, a compensator should be designed to give adequate phase margin (above 45°) at the crossover frequency. A simple compensator using a single capacitor at the COMP pin (C_{CMP}) will add a dominant pole to the system, which will ensure adequate phase margin if placed low enough. At high duty cycles (as shown in Figure 22), the RHP zero places extreme limits on the achievable bandwidth with this type of compensation. However, because an LED driver is essentially free of output transients (except catastrophic failures open or short), the dominant pole approach, even with reduced bandwidth, is usually the best approach. The dominant compensation pole (ω_{P2}) is determined by C_{CMP} and the output resistance (R_O) of the error amplifier (typically 5 M Ω):

Copyright © 2008–2011, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

$$\omega_{\rm P2} = \frac{1}{5e^6\Omega \times C_{\rm CMF}}$$

(19)

It may also be necessary to add one final pole at least one decade above the crossover frequency to attenuate switching noise and, in some cases, provide better gain margin. This pole can be placed across R_{SNS} to filter the ESL of the sense resistor at the same time. Figure 23 shows how the compensation is physically implemented in the system.

The high frequency pole (ω_{P3}) can be calculated:

$$\omega_{P3} = \frac{1}{R_{FS} \times C_{FS}}$$
(20)

The total system transfer function becomes:

 $T = T_{U0} x \frac{\left(1 - \frac{s}{\omega_{21}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right)}$ (21)

90

The resulting compensated loop gain frequency response shown in Figure 24 indicates that the system has adequate phase margin (above 45°) if the dominant compensation pole is placed low enough, ensuring stability:

80







Figure 25. Start-Up Waveforms





START-UP REGULATOR

The LM3421/23 includes a high voltage, low dropout bias regulator. When power is applied, the regulator is enabled and sources current into an external capacitor (C_{BYP}) connected to the V_{CC} pin. The recommended bypass capacitance for the V_{CC} regulator is 2.2 μ F to 3.3 μ F. The output of the V_{CC} regulator is monitored by an internal UVLO circuit that protects the device from attempting to operate with insufficient supply voltage and the supply is also internally current limited. Figure 25 shows the typical start-up waveforms for the LM3421/23.

First, C_{BYP} is charged to be above V_{CC} UVLO threshold (~4.2V). The C_{VCC} charging time (t_{VCC}) can be estimated as:

$$t_{VCC} = \frac{4.2V}{25 \text{ mA}} \times C_{BYP} = 168\Omega \times C_{BYP}$$

 C_{CMP} is then charged to 0.9V over the charging time (t_{CMP}) which can be estimated as:

$$t_{CMP} = \frac{0.9V}{25\,\mu\text{A}} \times C_{CMP} = 36\,\text{k}\Omega \times C_{CMP}$$
(23)

Once $C_{CMP} = 0.9V$, the part starts switching to charge C_O until the LED current is in regulation. The C_O charging time (t_{CO}) can be roughly estimated as:

$$t_{\rm CO} = C_{\rm O} \times \frac{V_{\rm O}}{I_{\rm LED}}$$
(24)

The system start-up time (t_{SU}) is defined as:

$$t_{SU} = t_{VCC} + t_{CMP} + t_{CO}$$
⁽²⁵⁾

LM3421/23

OVLO

In some configurations, the start-up waveform will overshoot the steady state COMP pin voltage. In this case, the LED current and output voltage will overshoot also, which can trip the over-voltage or protection, causing a race condition. The easiest way to prevent this is to use a larger compensation capacitor (C_{CMP}), thereby slowing down the control loop.

OVER-VOLTAGE LOCKOUT (OVLO)



The LM3421/23 can be configured to detect an output (or input) over-voltage condition via the OVP pin. The pin features a precision 1.24V threshold with 23 μ A (typical) of hysteresis current as shown in Figure 26. When the OVLO threshold is exceeded, the GATE pin is immediately pulled low and a 23 μ A current source provides hysteresis to the lower threshold of the OVLO hysteretic band.

If the LEDs are referenced to a potential other than ground (floating), as in the buck-boost and buck configuration, the output voltage (V_O) should be sensed and translated to ground by using a single PNP as shown in Figure 27.

The over-voltage turn-off threshold ($V_{TURN-OFF}$) is defined:

Rov2

OVP

Ground Referenced

 $V_{\text{TURN-OFF}} = 1.24 V x \left(\frac{R_{\text{OV1}} + R_{\text{OV2}}}{R_{\text{OV1}}} \right)$

(26)

(22)

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

www.ti.com

ISTRUMENTS


Floating

$$V_{\text{TURN-OFF}} = 1.24 \text{V} \times \left(\frac{0.5 \times \text{R}_{\text{OV1}} + \text{R}_{\text{OV2}}}{\text{R}_{\text{OV1}}} \right)$$
(27)

In the ground referenced configuration, the voltage across R_{OV2} is V_O - 1.24V whereas in the floating configuration it is V_O - 620 mV where 620 mV approximates V_{BE} of the PNP.

The over-voltage hysteresis (V_{HYSO}) is defined:

 $V_{HYSO} = 23 \,\mu A \,x \,R_{OV2}$



The OVLO feature can cause some interesting results if the OVLO trip-point is set too cose to Vo. At turn-on, the converter has a modest amount of voltage overshoot before the control loop gains control of ILED. If the overshoot exceeds the OVLO threshold, the controller shuts down, opening the dimming MosFET. This isolates the LED load from the converter and the output capacitance. The voltage will then discharge very slowly through the HSP and HSN pins until Vo drops below the lower threshold, where the process repeats. This looks like the LEDs are blinking at around 2 Hz. This mode can be escaped if the input voltage is reduced.

INPUT UNDER-VOLTAGE LOCKOUT (UVLO)

The nDIM pin is a dual-function input that features an accurate 1.24V threshold with programmable hysteresis as shown in Figure 28. This pin functions as both the PWM dimming input for the LEDs and as a V_{IN} UVLO. When the pin voltage rises and exceeds the 1.24V threshold, 23 µA (typical) of current is driven out of the nDIM pin into the resistor divider providing programmable hysteresis.





Figure 28. UVLO Circuit

When using the nDIM pin for UVLO and PWM dimming concurrently, the UVLO circuit can have an extra series resistor to set the hysteresis. This allows the standard resistor divider to have smaller resistor values minimizing PWM delays due to a pull-down MosFET at the nDIM pin (see PWM DIMMING section). In general, at least 3V of hysteresis is preferable when PWM dimming, if operating near the UVLO threshold.

The turn-on threshold (V_{TURN-ON}) is defined as follows:



7)

(28)



(29)

 $V_{\text{TURN ON}} = 1.24 \text{Vx} \left(\frac{\text{R}_{\text{UV1}} + \text{R}_{\text{UV2}}}{\text{R}_{\text{UV1}}} \right)$

The hysteresis (V_{HYS}) is defined as follows:

UVLO only

$$V_{\rm HYS} = 23\,\mu\rm{A}\,x\,R_{\rm UV2} \tag{30}$$

PWM dimming and UVLO

$$V_{HYS} = 23 \,\mu A \, x \left(R_{UV2} + \frac{R_{UVH} \, x \left(R_{UV1} + R_{UV2} \right)}{R_{UV1}} \right)$$
(31)

When "zero current" shutdown and UVLO are implemented together, the EN pin can be used to escape UVLO. The nDIM pin will pull-up to V_{IN} when EN is pulled low, therefore if V_{IN} is within the UVLO hysteretic window when EN is pulled high again, the controller will start-up even though V_{TURN-ON} is not exceeded.

PWM DIMMING

The active low nDIM pin can be driven with a PWM signal which controls the main NFET and the dimming FET (dimFET). The brightness of the LEDs can be varied by modulating the duty cycle of this signal. LED brightness is approximately proportional to the PWM signal duty cycle, (i.e. 30% duty cycle ~ 30% LED brightness). This function can be ignored if PWM dimming is not required by using nDIM solely as a V_{IN} UVLO input as described in the INPUT UNDER-VOLTAGE LOCKOUT (UVLO) section or by tying it directly to V_{CC} or V_{IN}.




Figure 29. PWM Dimming Circuit

Figure 29 shows how the PWM signal is applied to nDIM:

- 1. Connect the dimming MosFET (Q_{DIM}) with the drain to the nDIM pin and the source to AGND. Apply an external logic-level PWM signal to the gate of Q_{DIM}.
- 2. Connect the anode of a Schottky diode (D_{DIM}) to the nDIM pin. Apply an inverted external logic-level PWM signal to the cathode of the same diode.

The DDRV pin is a PWM output that follows the nDIM PWM input signal. When the nDIM pin rises, the DDRV pin rises and the PWM latch reset signal is removed allowing the main MosFET Q1 to turn on at the beginning of the next clock set pulse. In boost and buck-boost topologies, the DDRV pin is used to control a N-channel MosFET placed in series with the LED load, while it would control a P-channel MosFET in parallel with the load for a buck topology.

The series dimFET will open the LED load, when nDIM is low, effectively speeding up the rise and fall times of the LED current. Without any dimFET, the rise and fall times are limited by the inductor slew rate and dimming frequencies above 1 kHz are impractical. Using the series dimFET, dimming frequencies up to 30 kHz are achievable. With a parallel dimFET (buck topology), even higher dimming frequencies are achievable.

Copyright © 2008–2011, Texas Instruments Incorporated





www.ti.com

When using the PWM functionality in a boost regulator, the PWM signal can drive a ground referenced FET. However, with buck-boost and buck topologies, level shifting circuitry is necessary to translate the PWM dim signal to the floating dimFET as shown in Figure 30 and Figure 31. If high side dimming is necessary in a boost regulator using the LM3423, level shifting can be added providing the polarity inverting DPOL pin is pulled low (see *LM3423 ONLY: DPOL, FLT, TIMR, and LRDY* section) as shown in Figure 32.

When using a series dimFET to PWM dim the LED current, more output capacitance is always better. A general rule of thumb is to use a minimum of 40 μ F when PWM dimming. For most applications, this will provide adequate energy storage at the output when the dimFET turns off and opens the LED load. Then when the dimFET is turned back on, the capacitance helps source current into the load, improving the LED current rise time.

A minimum on-time must be maintained in order for PWM dimming to operate in the linear region of its transfer function. Because the controller is disabled during dimming, the PWM pulse must be long enough such that the energy intercepted from the input is greater than or equal to the energy being put into the LEDs. For boost and buck-boost regulators, the minimum dimming pulse length in seconds (t_{PULSE}) is:

$$t_{\text{PULSE}} = \frac{2 \times I_{\text{LED}} \times V_{\text{O}} \times L1}{V_{\text{IN}}^2}$$
(32)

Even maintaining a dimming pulse greater than t_{PULSE}, preserving linearity at low dimming duty cycles is difficult.

The second helpful modification is to remove the C_{FS} capacitor and R_{FS} resistor, eliminating the high frequency compensation pole. This should not affect stability, but it will speed up the response of the CSH pin, specifically at the rising edge of the LED current when PWM dimming, thus improving the achievable linearity at low dimming duty cycles.




Figure 30. Buck-boost Level-Shifted PWM Circuit




Figure 31. Buck Level-Shifted PWM Circuit






Figure 32. Boost Level-Shifted PWM Circuit

LM3423 ONLY: DPOL, FLT, TIMR, and LRDY

The LM3423 has four additional pins: DPOL, FLT, TIMR, and LRDY. The DPOL pin is simply used to invert the DDRV polarity . If DPOL is left open, then it is internally pulled high and the polarity is correct for driving a series N-channel dimFET. If DPOL is pulled low then the polarity is correct for using a series P-channel dimFET in high-side dimming applications. For a parallel P-channel dimFET, as used in the buck topology, leave DPOL open for proper polarity.

Among the LM3423's other additional pins are TIMR and FLT which can be used in conjunction with an input disconnect MosFET switch as shown in Figure 33 to protect the module from various fault conditions.

A fault is detected and an 11.5 μ A (typical) current is sourced from the TIMR pin whenever any of the following conditions exist:

- 1. LED current is above regulation by more than 30%.
- 2. OVLO has engaged.
- 3. Thermal shutdown has engaged.

An external capacitor (C_{TMR}) from TIMR to AGND programs the fault filter time as follows:

$$C_{\text{TMR}} = \frac{t_{\text{FLT}} \times 11.5 \,\mu\text{A}}{1.24 \text{V}}$$

(33)

When the voltage on the TIMR pin reaches 1.24V, the device is latched off and the N-channel MosFET open drain FLT pin transitions to a high impedance state. The TIMR pin will be immediately pulled to ground (reset) if the fault condition is removed at any point during the filter period. Otherwise, if the timer expires, the fault will remain latched until one of three things occurs:

- 1. The EN pin is pulled low long enough for the V_{CC} pin to drop below 4.1V (approximately 200 ms).
- 2. The TIMR pin is pulled to ground.
- 3. A complete power cycle occurs.

When using the EN and OVP pins in conjunction with the RPD pull-down pin, a race condition exists when exiting the disabled (EN low) state. When disabled, the OVP pin is pulled up to the output voltage because the RPD pull-down is disabled, and this will appear to be a real OVLO condition. The timer pin will immediately rise and latch the controller to the fault state. To protect against this behavior, a minimum timer capacitor ($C_{TMR} = 220$ pF) should be used. If fault latching is not required, short the TMR pin to AGND which will disable the FLT flag function.

The LM3423 also includes an LED Ready (LRDY) flag to notify the system that the LEDs are in proper regulation. The N-channel MosFET open drain LRDY pin is pulled low whenever any of the following conditions are met:

- 1. V_{CC} UVLO has engaged.
- 2. LED current is below regulation by more than 20%.

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

- 3. LED current is above regulation by more than 30%.
- 4. Over-voltage protection has engaged
- 5. Thermal shutdown has engaged.
- 6. A fault has latched the device off.

Note that the LRDY pin is pulled low during startup of the device and remains low until the LED current is in regulation.




Figure 33. Fault Detection and LED Status Circuit

Design Considerations

This section describes the application level considerations when designing with the LM3421/23. For corresponding calculations, refer to the Design Guide section.

INDUCTOR

The inductor (L1) is the main energy storage device in a switching regulator. Depending on the topology, energy is stored in the inductor and transfered to the load in different ways (as an example, buck-boost operation is detailed in the CURRENT REGULATORS section). The size of the inductor, the voltage across it, and the length of the switching subinterval (t_{ON} or t_{OFF}) determines the inductor current ripple (Δi_{L-PP}). In the design process, L1 is chosen to provide a desired Δi_{L-PP} . For a buck regulator the inductor has a direct connection to the load, which is good for a current regulator. This requires little to no output capacitance therefore Δi_{L-PP} is basically equal to the LED ripple current Δi_{LED-PP} . However, for boost and buck-boost regulators, there is always an output capacitor which reduces Δi_{LED-PP} , therefore the inductor ripple can be larger than in the buck regulator case where output capacitance is minimal or completely absent.

In general, Δi_{LED-PP} is recommended by manufacturers to be less than 40% of the average LED current (I_{LED}). Therefore, for the buck regulator with no output capacitance, Δi_{L-PP} should also be less than 40% of I_{LED}. For the boost and buck-boost topologies, Δi_{L-PP} can be much higher depending on the output capacitance value. However, Δi_{L-PP} is suggested to be less than 100% of the average inductor current (I_L) to limit the RMS inductor current.

L1 is also suggested to have an RMS current rating at least 25% higher than the calculated minimum allowable RMS inductor current (I_{L-RMS}).

LED DYNAMIC RESISTANCE

When the load is a string of LEDs, the output load resistance is the LED string dynamic resistance plus R_{SNS} . LEDs are PN junction diodes, and their dynamic resistance shifts as their forward current changes. Dividing the forward voltage of a single LED (V_{LED}) by the forward current (I_{LED}) leads to an incorrect calculation of the dynamic resistance of a single LED (r_{LED}). The result can be 5 to 10 times higher than the true r_{LED} value.






Figure 34. Dynamic Resistance

Obtaining r_{LED} is accomplished by refering to the manufacturer's LED I-V characteristic. It can be calculated as the slope at the nominal operating point as shown in Figure 34. For any application with more than 2 series LEDs, R_{SNS} can be neglected allowing r_D to be approximated as the number of LEDs multiplied by r_{LED} .

OUTPUT CAPACITOR

For boost and buck-boost regulators, the output capacitor (C_0) provides energy to the load when the recirculating diode (D1) is reverse biased during the first switching subinterval. An output capacitor in a buck topology will simply reduce the LED current ripple (Δi_{LED-PP}) below the inductor current ripple (Δi_{L-PP}). In all cases, C_0 is sized to provide a desired Δi_{LED-PP} . As mentioned in the INDUCTOR section, Δi_{LED-PP} is recommended by manufacturers to be less than 40% of the average LED current (I_{LED-PP}).

C_O should be carefully chosen to account for derating due to temperature and operating voltage. It must also have the necessary RMS current rating. Ceramic capacitors are the best choice due to their high ripple current rating, long lifetime, and good temperature performance. An X7R dieletric rating is suggested.

INPUT CAPACITORS

The input capacitance (C_{IN}) provides energy during the discontinuous portions of the switching period. For buck and buck-boost regulators, C_{IN} provides energy during t_{ON} and during t_{OFF} , the input voltage source charges up C_{IN} with the average input current (I_{IN}). For boost regulators, C_{IN} only needs to provide the ripple current due to the direct connection to the inductor. C_{IN} is selected given the maximum input voltage ripple (Δv_{IN-PP}) which can be tolerated. Δv_{IN-PP} is suggested to be less than 10% of the input voltage (V_{IN}).

An input capacitance at least 100% greater than the calculated C_{IN} value is recommended to account for derating due to temperature and operating voltage. When PWM dimming, even more capacitance can be helpful to minimize the large current draw from the input voltage source during the rising transistion of the LED current waveform.

The chosen input capacitors must also have the necessary RMS current rating. Ceramic capacitors are again the best choice due to their high ripple current rating, long lifetime, and good temperature performance. An X7R dieletric rating is suggested.

For most applications, it is recommended to bypass the V_{IN} pin with an 0.1 μ F ceramic capacitor placed as close as possible to the pin. In situations where the bulk input capacitance may be far from the LM3421/23 device, a 10 Ω series resistor can be placed between the bulk input capacitance and the bypass capacitor, creating a 150 kHz filter to eliminate undesired high frequency noise. SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

MAIN MosFET / DIMMING MosFET

The LM3421/23 requires an external NFET (Q1) as the main power MosFET for the switching regulator. Q1 is recommended to have a voltage rating at least 15% higher than the maximum transistor voltage to ensure safe operation during the ringing of the switch node. In practice, all switching regulators have some ringing at the switch node due to the diode parasitic capacitance and the lead inductance. The current rating is recommended to be at least 10% higher than the average transistor current. The power rating is then verified by calculating the power loss given the RMS transistor current and the NFET on-resistance (R_{DS-ON}).

When PWM dimming, the LM3421/23 requires another MosFET (Q2) placed in series (or parallel for a buck regulator) with the LED load. This MosFET should have a voltage rating equal to the output voltage (V_0) and a current rating at least 10% higher than the nominal LED current (I_{LED}). The power rating is simply V_0 multiplied by I_{LED} , assuming 100% dimming duty cycle (continuous operation) will occur.

In general, the NFETs should be chosen to minimize total gate charge (Q_g) when f_{SW} is high and minimize R_{DS-ON} otherwise. This will minimize the dominant power losses in the system. Frequently, higher current NFETs in larger packages are chosen for better thermal performance.

RE-CIRCULATING DIODE

A re-circulating diode (D1) is required to carry the inductor current during t_{OFF}. The most efficient choice for D1 is a Schottky diode due to low forward voltage drop and near-zero reverse recovery time. Similar to Q1, D1 is recommended to have a voltage rating at least 15% higher than the maximum transistor voltage to ensure safe operation during the ringing of the switch node and a current rating at least 10% higher than the average diode current. The power rating is verified by calculating the power loss through the diode. This is accomplished by checking the typical diode forward voltage from the I-V curve on the product datasheet and multiplying by the average diode current. In general, higher current diodes have a lower forward voltage and come in better performing packages minimizing both power losses and temperature rise.

BOOST INRUSH CURRENT

When configured as a boost converter, there is a "phantom" power path comprised of the inductor, the output diode, and the output capacitor. This path will cause two things to happen when power is applied. First, there will be a very large inrush of current to charge the output capacitor. Second, the energy stored in the inductor during this inrush will end up in the output capacitor, charging it to a higher potential than the input voltage.

Depending on the state of the EN pin, the output capacitor would be discharged by:

- 1. EN < 1.3V: no discharge path (leakage only).
- 2. EN > 1.3V, the OVP divider resistor path, if present, and 10μ A into each of the HSP & HSN pins.

In applications using the OVP divider and with EN > 1.3V, the output capacitor voltage can charge higher than $V_{TURN-OFF}$. In this situation, the FLT pin (LM3423 only) is open and the PWM dimming MosFET is turned off. This condition (the system appearing disabled) can persist for an undesirably long time. Possible solutions to this condition are:

- Add an inrush diode from V_{IN} to the output as shown in Figure 35.
- Add an NTC thermistor in series with the input to prevent the inrush from overcharging the output capacitor too high.
- Use a current limited source supply.
- Raise the OVP threshold.




Figure 35. Boost Topology with Inrush Diode



CIRCUIT LAYOUT

The performance of any switching regulator depends as much upon the layout of the PCB as the component selection. Following a few simple guidelines will maximimize noise rejection and minimize the generation of EMI within the circuit.


Discontinuous currents are the most likely to generate EMI, therefore care should be taken when routing these paths. The main path for discontinuous current in the LM3421/23 buck regulator contains the input capacitor (C_{IN}) , the recirculating diode (D1), the N-channel MosFET (Q1), and the sense resistor (R_{LIM}) . In the LM3421/23 boost regulator, the discontinuous current flows through the output capacitor (C_O) , D1, Q1, and R_{LIM} . In the buck-boost regulator both loops are discontinuous and should be carefully layed out. These loops should be kept as small as possible and the connections between all the components should be short and thick to minimize parasitic inductance. In particular, the switch node (where L1, D1 and Q1 connect) should be just large enough to connect the components. To minimize excessive heating, large copper pours can be placed adjacent to the short current path of the switch node.

The RT, COMP, CSH, IS, HSP and HSN pins are all high-impedance inputs which couple external noise easily, therefore the loops containing these nodes should be minimized whenever possible.

In some applications the LED or LED array can be far away (several inches or more) from the LM3421/23, or on a separate PCB connected by a wiring harness. When an output capacitor is used and the LED array is large or separated from the rest of the regulator, the output capacitor should be placed close to the LEDs to reduce the effects of parasitic inductance on the AC impedance of the capacitor.

Basic Topology Schematics

BOOST REGULATOR ($V_{IN} < V_{O}$)




Copyright © 2008–2011, Texas Instruments Incorporated

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

BUCK REGULATOR ($V_{IN} > V_O$)




Copyright © 2008–2011, Texas Instruments Incorporated



SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

BUCK-BOOST REGULATOR





Design Guide

Refer to the Basic Topology Schematics section.

SPECIFICATIONS

Number of series LEDs: N

Single LED forward voltage: V_{LED} Single LED dynamic resistance: r_{LED}

Nominal input voltage: V_{IN}

Input voltage range: V_{IN-MAX}, V_{IN-MIN}

Switching frequency: f_{SW}

Current sense voltage: V_{SNS}

Average LED current: I_{LED}

Inductor current ripple: Δi_{L-PP}

LED current ripple: Δi_{LED-PP}

Peak current limit: ILIM

Input voltage ripple: $\Delta v_{\text{IN-PP}}$

Output OVLO characteristics: V_{TURN-OFF}, V_{HYSO}

Input UVLO characteristics: $V_{TURN-ON}$, V_{HYS}

1. OPERATING POINT

Given the number of series LEDs (N), the forward voltage (V_{LED}) and dynamic resistance (r_{LED}) for a single LED, solve for the nominal output voltage (V_O) and the nominal LED string dynamic resistance (r_D):

$V_O = N \times V_{LED}$	
	(34)

$$r_{\rm D} = N \times r_{\rm LED} \tag{35}$$

Solve for the ideal nominal duty cycle (D):

Buck

$$D = \frac{V_0}{V_{IN}}$$
(36)

Boost

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}} - \mathsf{V}_{\mathsf{IN}}}{\mathsf{V}_{\mathsf{O}}} \tag{37}$$

Buck-boost

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}}}{\mathsf{V}_{\mathsf{O}} + \mathsf{V}_{\mathsf{IN}}} \tag{38}$$

Using the same equations, find the minimum duty cycle (D_{MIN}) using maximum input voltage (V_{IN-MAX}) and the maximum duty cycle (D_{MAX}) using the minimum input voltage (V_{IN-MIN}) . Also, remember that D' = 1 - D.

2. SWITCHING FREQUENCY

Set the switching frequency (f_{SW}) by assuming a C_T value of 1 nF and solving for R_T:



(41)

Buck (Constant Ripple vs. V_{IN})

$$R_{T} = \frac{25 \times (V_{IN} - V_{O})}{f_{SW} \times C_{T} \times V_{IN}}$$
(39)
$$R_{T} = \frac{25 \times (V_{IN} \times V_{O} - V_{O}^{2})}{f_{SW} \times C_{T} \times V_{IN}^{2}}$$
Boost and Buck-boost
$$R_{T} = \frac{25}{25}$$

$$R_{T} = \frac{20}{f_{SW} \times C_{T}}$$

3. AVERAGE LED CURRENT

For all topologies, set the average LED current (I_{LED}) knowing the desired current sense voltage (V_{SNS}) and solving for R_{SNS} :

$$R_{SNS} = \frac{V_{SNS}}{I_{LED}}$$
(42)

If the calculated R_{SNS} is too far from a desired standard value, then V_{SNS} will have to be adjusted to obtain a standard value.

Setup the suggested signal current of 100 μ A by assuming R_{CSH} = 12.4 k Ω and solving for R_{HSP}:

$$R_{HSP} = \frac{I_{LED} \times R_{CSH} \times R_{SNS}}{1.24V}$$
(43)

If the calculated R_{HSP} is too far from a desired standard value, then R_{CSH} can be adjusted to obtain a standard value.

4. INDUCTOR RIPPLE CURRENT

Set the nominal inductor ripple current (Δi_{L-PP}) by solving for the appropriate inductor (L1):

Buck

$$L1 = \frac{\left(V_{IN} - V_{O}\right) \times D}{\int_{i} L - PP} \times f_{SW}$$
(44)

Boost and Buck-boost

$$L1 = \frac{V_{IN} \times D}{\Delta i_{L-PP} \times f_{SW}}$$
(45)

To set the worst case inductor ripple current, use V_{IN-MAX} and D_{MIN} when solving for L1.

The minimum allowable inductor RMS current rating (I_{L-RMS}) can be calculated as:

Buck

$$I_{L-RMS} = I_{LED} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{\Delta I_{L-PP}}{I_{LED}}\right)^2}$$
(46)

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

Boost and Buck-boost

LM3421, LM3421-Q1

LM3423, LM3423-Q1

$$I_{L-RMS} = \frac{I_{LED}}{D'} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{\Delta I_{L-PP} \times D'}{I_{LED}}\right)^2}$$
(47)

5. LED RIPPLE CURRENT

Set the nominal LED ripple current (Δi_{LED-PP}), by solving for the output capacitance (C_O):

Buck

$$C_{O} = \frac{\Delta i_{L-PP}}{8 x f_{SW} x r_{D} x \Delta i_{LED-PP}}$$
(48)

Boost and Buck-boost

$$C_{O} = \frac{I_{LED} \times D}{r_{D} \times \frac{\Delta}{i}_{LED-PP} \times f_{SW}}$$
(49)

To set the worst case LED ripple current, use D_{MAX} when solving for C_0 . Remember, when PWM dimming it is recommended to use a minimum of 40 μ F of output capacitance to improve performance.

The minimum allowable RMS output capacitor current rating (I_{CO-RMS}) can be approximated:

Buck

$$I_{CO-RMS} = \frac{\Delta i_{LED-PP}}{\sqrt{12}}$$
(50)

Boost and Buck-boost

$$I_{\text{CO-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}}$$
(51)

6. PEAK CURRENT LIMIT

Set the peak current limit (I_{LIM}) by solving for the transistor path sense resistor (R_{LIM}):

$$R_{LIM} = \frac{245 \text{ mV}}{I_{LIM}}$$
(52)

7. LOOP COMPENSATION

Using a simple first order peak current mode control model, neglecting any output capacitor ESR dynamics, the necessary loop compensation can be determined.


First, the uncompensated loop gain (T_U) of the regulator can be approximated:

Buck

$$T_{\rm U} = T_{\rm U0} \, \mathbf{x} \, \frac{1}{\left(1 + \frac{s}{\omega_{\rm P1}}\right)^2}$$

(53)

Boost and Buck-boost



Copyright © 2008–2011, Texas Instruments Incorporated



(55)

Where the pole (ω_{P1}) is approximated:

Buck

$$\omega_{\rm P1} = \frac{1}{r_{\rm D} \, {\rm x} \, {\rm C}_{\rm O}}$$

Boost

$$\omega_{\rm P1} = \frac{2}{r_{\rm D} \times C_{\rm O}} \tag{56}$$

Buck-boost

$$\omega_{\rm P1} = \frac{1+D}{r_{\rm D} \times C_{\rm O}} \tag{57}$$

And the RHP zero (ω_{Z1}) is approximated:

Boost

$$\omega_{Z1} = \frac{r_{\rm D} \times D^{\prime 2}}{L1}$$
(58)

Buck-boost

$$\omega_{z_1} = \frac{r_D \times D^{\prime 2}}{D \times L1}$$
(59)

And the uncompensated DC loop gain (T_{U0}) is approximated:

Buck

$$T_{U0} = \frac{500V \times R_{CSH} \times R_{SNS}}{R_{HSP} \times R_{LIM}} = \frac{620V}{I_{LED} \times R_{LIM}}$$
(60)

Boost

$$T_{U0} = \frac{D' \times 500V \times R_{CSH} \times R_{SNS}}{2 \times R_{HSP} \times R_{LIM}} = \frac{D' \times 310V}{I_{LED} \times R_{LIM}}$$
(61)

Buck-boost

$$T_{U0} = \frac{D'x \, 500V \, x \, R_{CSH} \, x \, R_{SNS}}{(1+D) \, x \, R_{HSP} \, x \, R_{LIM}} = \frac{D' \, x \, 620V}{(1+D) \, x \, I_{LED} \, x \, R_{LIM}}$$
(62)

For all topologies, the primary method of compensation is to place a low frequency dominant pole (ω_{P2}) which will ensure that there is ample phase margin at the crossover frequency. This is accomplished by placing a capacitor (C_{CMP}) from the COMP pin to AGND, which is calculated according to the lower value of the pole and the RHP zero of the system (shown as a minimizing function):

$$\omega_{P2} = \frac{\min(\omega_{P1}, \omega_{Z1})}{5 \text{ x } T_{U0}}$$

$$C_{CMP} = \frac{1}{\omega_{P2} \text{ x } 5e^6}$$
(63)

If analog dimming is used, C_{CMP} should be approximately 4x larger to maintain stability as the LEDs are dimmed to zero.

A high frequency compensation pole (ω_{P3}) can be used to attenuate switching noise and provide better gain margin. Assuming $R_{FS} = 10\Omega$, C_{FS} is calculated according to the higher value of the pole and the RHP zero of the system (shown as a maximizing function):

Copyright © 2008–2011, Texas Instruments Incorporated

SNVS574D - JULY 2008 - REVISED SEPTEMBER 2011

$$\omega_{P3} = \max(\omega_{P1}, \omega_{Z1}) \times 10$$

$$C_{FS} = \frac{1}{10 \times \omega_{P3}}$$
(65)
(66)

The total system loop gain (T) can then be written as:

Buck

$$T = T_{U0} x \frac{1}{\left(1 + \frac{s}{\omega_{P1}}\right) x \left(1 + \frac{s}{\omega_{P2}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right)}$$
(67)

Boost and Buck-boost

$$T = T_{U0} \times \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P2}}\right) \times \left(1 + \frac{s}{\omega_{P3}}\right)}$$
(68)

8. INPUT CAPACITANCE

Set the nominal input voltage ripple (Δv_{IN-PP}) by solving for the required capacitance (C_{IN}):

Buck

$$C_{IN} = \frac{I_{LED} \times (1 - D) \times D}{\Delta V_{IN-PP} \times f_{SW}}$$
(69)

Boost

$$C_{IN} = \frac{3UU_{AL-PP}}{8 \times \Delta V_{IN-PP} \times f_{SW}}$$
(70)

Buck-boost

$$C_{\rm IN} = \frac{I_{\rm LED} \times D}{\Delta V_{\rm IN-PP} \times f_{\rm SW}}$$
(71)

Use D_{MAX} to set the worst case input voltage ripple, when solving for C_{IN} in a buck-boost regulator and $D_{MID} = 0.5$ when solving for C_{IN} in a buck regulator.

The minimum allowable RMS input current rating (I_{CIN-RMS}) can be approximated:

Buck

$$I_{\text{CIN-RMS}} = I_{\text{LED}} \times \sqrt{D_{\text{MID}} \times (1 - D_{\text{MID}})}$$
(72)

Boost

$$I_{\text{CIN-RMS}} = \frac{\Delta i_{\text{L-PP}}}{\sqrt{12}}$$
(73)

Buck-boost

$$I_{\text{CIN-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}}$$
(74)

www.ti.com



9. NFET

The NFET voltage rating should be at least 15% higher than the maximum NFET drain-to-source voltage (V_{T-MAX}):

Buck

$$V_{T-MAX} = V_{IN-MAX}$$
(75)

Boost

$$V_{\text{T-MAX}} = V_{\text{O}}$$
(76)

Buck-boost

ν

$$V_{\text{T-MAX}} = V_{\text{IN-MAX}} + V_{\text{O}}$$
(77)

The current rating should be at least 10% higher than the maximum average NFET current (I_{T-MAX}):

Buck

$$I_{T-MAX} = D_{MAX} \times I_{LED}$$
(78)

Boost and Buck-boost

$$I_{T-MAX} = \frac{D_{MAX}}{1 - D_{MAX}} \times I_{LEC}$$
(79)

Approximate the nominal RMS transistor current (I_{T-RMS}) :

Buck

$$I_{T-RMS} = I_{LED} \times \sqrt{D}$$
(80)

Boost and Buck-boost

$$I_{T-RMS} = \frac{I_{LED}}{D'} \times \sqrt{D}$$
(81)

Given an NFET with on-resistance (R_{DS-ON}), solve for the nominal power dissipation (P_T):

$$P_{\rm T} = I_{\rm T-RMS}^{2} \times R_{\rm DSON}$$
(82)

10. DIODE

The Schottky diode voltage rating should be at least 15% higher than the maximum blocking voltage (V_{RD-MAX}):

Buck

$V_{RD-MAX} = V_{IN-MAX}$	(83)
Boost	
$V_{RD-MAX} = V_O$	(84)
Buck-boost	
$V_{RD-MAX} = V_{IN-MAX} + V_O$	(85)
The current rating should be at least 10% higher than the maximum average diode current (I_{D-MAX}):	
Buck	
$I_{D-MAX} = (1 - D_{MIN}) \times I_{LED}$	(86)

Copyright © 2008–2011, Texas Instruments Incorporated

Submit Documentation Feedback

Boost and Buck-boost

$$I_{D-MAX} = I_{LED}$$
(87)

$$P_{\rm D} = I_{\rm D} \times V_{\rm FD} \tag{88}$$

11. OUTPUT OVLO

For boost and buck-boost regulators, output OVLO is programmed with the turn-off threshold voltage ($V_{TURN-OFF}$) and the desired hysteresis (V_{HYSO}). To set V_{HYSO} , solve for R_{OV2} :

$$R_{OV2} = \frac{V_{HYSO}}{23\,\mu\text{A}} \tag{89}$$

To set $V_{TURN-OFF}$, solve for R_{OV1} :

Boost

$$R_{OV1} = \frac{1.24V \times R_{OV2}}{V_{\text{TURN-OFF}} - 1.24V}$$
(90)

Buck-boost

$$R_{OV1} = \frac{1.24V \times R_{OV2}}{V_{TURN-OFF} - 620 \text{ mV}}$$
(91)

A small filter capacitor (C_{OVP} = 47 pF) should be added from the OVP pin to ground to reduce coupled switching noise.

12. INPUT UVLO

For all topologies, input UVLO is programmed with the turn-on threshold voltage ($V_{TURN-ON}$) and the desired hysteresis (V_{HYS}).

Method #1: If no PWM dimming is required, a two resistor network can be used. To set V_{HYS}, solve for R_{UV2}:

$$R_{UV2} = \frac{V_{HYS}}{23\,\mu A} \tag{92}$$

To set $V_{TURN-ON}$, solve for R_{UV1} :

$$R_{UV1} = \frac{1.24V \times R_{UV2}}{V_{TURN-ON} - 1.24V}$$
(93)

Method #2: If PWM dimming is required, a three resistor network is suggested. To set $V_{TURN-ON}$, assume $R_{UV2} = 10 \text{ k}\Omega$ and solve for R_{UV1} as in Method #1. To set V_{HYS} , solve for R_{UVH} :

$$R_{UVH} = \frac{R_{UV1} \times (V_{HYS} - 23 \,\mu A \, x \, R_{UV2})}{23 \,\mu A \, x \, (R_{UV1} + R_{UV2})}$$
(94)

13. PWM DIMMING METHOD

PWM dimming can be performed several ways:

Method #1: Connect the dimming MosFET (Q_3) with the drain to the nDIM pin and the source to AGND. Apply an external PWM signal to the gate of Q_{DIM} . A pull down resistor may be necessary to properly turn off Q_3 .

Method #2: Connect the anode of a Schottky diode to the nDIM pin. Apply an external inverted PWM signal to the cathode of the same diode.

www.ti.com



The DDRV pin should be connected to the gate of the dimFET with or without level-shifting circuitry as described in the PWM DIMMING section. The dimFET should be rated to handle the average LED current and the nominal output voltage.

14. ANALOG DIMMING METHOD


Analog dimming can be performed several ways:

Method #1: Place a potentiometer in series with the R_{CSH} resistor to dim the LED current from the nominal I_{LED} to near zero.

Method #2: Connect a controlled current source as detailed in the ANALOG DIMMING section to the CSH pin. Increasing the current sourced into the CSH node will decrease the LEDs from the nominal I_{LED} to zero current in the same manner as the thermal foldback circuit.

Design Example

DESIGN #1 - LM3421 BUCK-BOOST Application



 $V_{LED} = 3.5V$ $r_{LED} = 325 \text{ m}\Omega$ $V_{IN} = 24V$

Copyright © 2008–2011, Texas Instruments Incorporated

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

 $V_{IN-MIN} = 10V$ $V_{IN-MAX} = 70V$ $f_{SW} = 500 \text{ kHz}$ $V_{SNS} = 100 \text{ mV}$ $I_{LED} = 1A$ $\Delta i_{L-PP} = 700 \text{ mA}$ $\Delta i_{LED-PP} = 12 \text{ mA}$ $\Delta v_{IN-PP} = 100 \text{ mV}$ $I_{LIM} = 6A$ $V_{TURN-ON} = 10V$ $V_{HYS} = 3V$ $V_{TURN-OFF} = 40V$ $V_{HYSO} = 10V$

1. OPERATING POINT

Solve for V_O and r_D :

$$V_{O} = N \times V_{LED} = 6 \times 3.5 V = 21 V$$
 (95)
 $r_{D} = N \times r_{LED} = 6 \times 325 \text{ m}\Omega = 1.95 \Omega$ (96)

Solve for D, D', D_{MAX} , and D_{MIN} :

$$D = \frac{V_0}{V_0 + V_{IN}} = \frac{21V}{21V + 24V} = 0.467$$
(97)

$$D' = 1 - D = 1 - 0.467 = 0.533$$
 (98)

$$D_{MIN} = \frac{V_O}{V_O + V_{IN-MAX}} = \frac{21V}{21V + 70V} = 0.231$$
(99)

$$D_{MAX} = \frac{V_0}{V_0 + V_{IN-MIN}} = \frac{21V}{21V + 10V} = 0.677$$
(100)

2. SWITCHING FREQUENCY

Assume $C_T = 1$ nF and solve for R_T :

$$R_{T} = \frac{25}{f_{SW} \times C_{T}} = \frac{25}{500 \text{ kHz } \times 1 \text{ nF}} = 50 \text{ k}\Omega$$
(101)

The closest standard resistor is 49.9 k Ω therefore f_{SW} is:

$$f_{SW} = \frac{25}{R_T \times C_T} = \frac{25}{49.9 \text{ k}\Omega \times 1 \text{ nF}} = 501 \text{ kHz}$$
(102)

The chosen component from step 2 is:

$$C_{T} = 1 \text{ nF}$$

 $R_{T} = 49.9 \text{ k}\Omega$ (103)

3. AVERAGE LED CURRENT

Solve for R_{SNS}:



SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

www.ti.com

$$R_{SNS} = \frac{V_{SNS}}{I_{LED}} = \frac{100 \text{ mV}}{1 \text{ A}} = 0.1\Omega$$
(104)
Assume $R_{CSH} = 12.4 \text{ k}\Omega$ and solve for R_{HSP} :

$$R_{HSP} = \frac{I_{LED} \times R_{CSH} \times R_{SNS}}{1.24V} = \frac{1A \times 12.4 \text{ k}\Omega \times 0.1\Omega}{1.24V} = 1.0 \text{ k}\Omega$$
(105)

The closest standard resistor for R_{SNS} is actually 0.1 Ω and for R_{HSP} is actually 1 k Ω therefore I_{LED} is:

$$I_{LED} = \frac{1.24V \, x \, R_{HSP}}{R_{SNS} \, x \, R_{CSH}} = \frac{1.24V \, x \, 1.0 \, k\Omega}{0.1\Omega \, x \, 12.4 \, k\Omega} = 1.0A \tag{106}$$

The chosen components from step 3 are:

$$R_{SNS} = 0.1\Omega$$

$$R_{CSH} = 12.4 k\Omega$$

$$R_{HSP} = R_{HSN} = 1 k\Omega$$
(107)

4. INDUCTOR RIPPLE CURRENT

Solve for L1:

$$L1 = \frac{V_{IN} \times D}{\Delta i_{L-PP} \times f_{SW}} = \frac{24V \times 0.467}{700 \text{ mA } \times 501 \text{ kHz}} = 32 \text{ }\mu\text{H}$$
(108)

The closest standard inductor is 33 μH therefore $\Delta i_{L\text{-PP}}$ is:

$$\Delta i_{L-PP} = \frac{V_{N} \times D}{L1 \times f_{SW}} = \frac{24V \times 0.467}{33 \,\mu\text{H} \times 501 \,\text{kHz}} = 678 \,\text{mA}$$
(109)

Determine minimum allowable RMS current rating:

$$I_{L-RMS} = \frac{I_{LED}}{D'} x \sqrt{1 + \frac{1}{12} x \left(\frac{\Delta i_{L-PP} x D'}{I_{LED}}\right)^2}$$

$$I_{L-RMS} = \frac{1A}{0.533} x \sqrt{1 + \frac{1}{12} x \left(\frac{678 \text{ mA } x \ 0.533}{1A}\right)^2} = 1.89A$$
(110)

The chosen component from step 4 is:

$$L1 = 33 \,\mu H$$
 (111)

5. OUTPUT CAPACITANCE

Solve for C_O:

$$C_{O} = \frac{I_{LED} \times D}{r_{D} \times \Delta i_{LED-PP} \times f_{SW}}$$

$$C_{0} = \frac{1A \times 0.467}{1.95\Omega \times 12 \text{ mA} \times 501 \text{ kHz}} = 39.8 \,\mu\text{F}$$
(112)

The closest capacitance totals 40 μF therefore Δi_{LED-PP} is:

$$\Delta i_{LED-PP} = \frac{I_{LED} \times D}{r_{D} \times C_{O} \times f_{SW}}$$

$$\Delta i_{LED-PP} = \frac{1A \times 0.467}{1.95\Omega \times 40 \,\mu\text{F} \times 501 \,\text{kHz}} = 12 \,\text{mA}$$
(113)

Determine minimum allowable RMS current rating:

Submit Documentation Feedback 39

SNVS574D - JULY 2008 - REVISED SEPTEMBER 2011

$$I_{\text{CO-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}} = 1A \times \sqrt{\frac{0.677}{1 - 0.677}} = 1.45A$$

The chosen components from step 5 are:

$$C_0 = 4 \times 10 \ \mu F$$
 (115)

6. PEAK CURRENT LIMIT

Solve for R_{LIM}:

$$\mathsf{R}_{\mathsf{LIM}} = \frac{245 \,\mathrm{mV}}{\mathsf{I}_{\mathsf{LIM}}} = \frac{245 \,\mathrm{mV}}{6\mathsf{A}} = 0.041\Omega \tag{116}$$

The closest standard resistor is 0.04 Ω therefore I_{LIM} is:

$$I_{\text{LIM}} = \frac{245 \text{ mV}}{\text{R}_{\text{LIM}}} = \frac{245 \text{ mV}}{0.04\Omega} = 6.13\text{A}$$
(117)

The chosen component from step 6 is:

$$\mathsf{R}_{\mathsf{LIM}} = 0.04\Omega \tag{118}$$

7. LOOP COMPENSATION

 ω_{P1} is approximated:

$$\omega_{P1} = \frac{1+D}{r_{D} \times C_{O}} = \frac{1.467}{1.95\Omega \times 40 \,\mu\text{F}} = 19 \text{k} \frac{\text{rad}}{\text{sec}}$$
(119)

 ω_{Z1} is approximated:

$$\omega_{Z1} = \frac{r_{\rm D} \times D^{\prime 2}}{D \times L1} = \frac{1.95\Omega \times 0.533^2}{0.467 \times 33\,\mu\rm{H}} = 36\rm{k}\frac{\rm{rad}}{\rm{sec}}$$
(120)

T_{U0} is approximated:

$$T_{U0} = \frac{D' \times 620V}{(1+D) \times I_{LED} \times R_{LIM}} = \frac{0.533 \times 620V}{1.467 \times 1A \times 0.04\Omega} = 5630$$
(121)

To ensure stability, calculate ω_{P2} :

$$\omega_{P2} = \frac{\min(\omega_{P1}, \omega_{Z1})}{5 \text{ x } T_{U0}} = \frac{\omega_{P1}}{5 \text{ x } 5630} = \frac{19 \text{k} \frac{\text{rad}}{\text{sec}}}{5 \text{ x } 5630} = 0.675 \frac{\text{rad}}{\text{sec}}$$
(122)

Solve for C_{CMP} :

$$C_{CMP} = \frac{1}{\omega_{P2} \times 5e^{6}\Omega} = \frac{1}{0.675 \frac{\text{rad}}{\text{sec}} \times 5e^{6}\Omega} = 0.30\,\mu\text{F}$$
(123)

To attenuate switching noise, calculate ω_{P3} :

$$\omega_{P3} = (\max \omega_{P1}, \omega_{Z1}) \times 10 = \omega_{Z1} \times 10$$

$$\omega_{P3} = 36k \frac{rad}{sec} \times 10 = 360k \frac{rad}{sec}$$
(124)

Assume $R_{FS} = 10\Omega$ and solve for C_{FS} :

www.ti.com

(114)



(125)

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

$$C_{FS} = \frac{1}{10\Omega x \omega_{P3}} = \frac{1}{10\Omega x 360 k \frac{rad}{sec}} = 0.28 \, \mu F$$

The chosen components from step 7 are:

$$C_{CMP} = 0.33 \,\mu\text{F}$$

 $R_{FS} = 10\Omega$
 $C_{FS} = 0.27 \,\mu\text{F}$
(126)

8. INPUT CAPACITANCE

Solve for the minimum C_{IN}:

$$C_{IN} = \frac{I_{LED} \times D}{\Delta v_{IN-PP} \times f_{SW}} = \frac{1A \times 0.467}{100 \text{ mV} \times 504 \text{ kHz}} = 9.27 \,\mu\text{F}$$
(127)

To minimize power supply interaction a 200% larger capacitance of approximately 20 μ F is used, therefore the actual Δv_{IN-PP} is much lower. Since high voltage ceramic capacitor selection is limited, four 4.7 μ F X7R capacitors are chosen.

Determine minimum allowable RMS current rating:

$$I_{\text{IN-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}} = 1A \times \sqrt{\frac{0.677}{1 - 0.677}} = 1.45A$$
(128)

The chosen components from step 8 are:

$$C_{IN} = 4 \times 4.7 \ \mu F$$
 (129)

9. NFET

Determine minimum Q1 voltage rating and current rating:

$$V_{T-MAX} = V_{IN-MAX} + V_0 = 70V + 21V = 91V$$
(130)

$$I_{T-MAX} = \frac{0.677}{1 - 0.677} \times 1A = 2.1A \tag{131}$$

A 100V NFET is chosen with a current rating of 32A due to the low $R_{DS-ON} = 50 \text{ m}\Omega$. Determine I_{T-RMS} and P_T :

$$I_{T-RMS} = \frac{I_{LED}}{D'} \times \sqrt{D} = \frac{1A}{0.533} \times \sqrt{0.467} = 1.28A$$
(132)

$$P_{T} = I_{T-RMS}^{2} x R_{DSON} = 1.28A^{2} x 50 m\Omega = 82 mW$$
(133)

The chosen component from step 9 is:

$$Q1 \rightarrow 32A, 100V, DPAK$$
(134)

10. DIODE

Determine minimum D1 voltage rating and current rating:

$$V_{\text{RD-MAX}} = V_{\text{IN-MAX}} + V_{\text{O}} = 70V + 21V = 91V$$
(135)

$$I_{D-MAX} = I_{LED} = 1A$$
(136)

A 100V diode is chosen with a current rating of 12A and $V_D = 600$ mV. Determine P_D :



LM3421, LM3421-Q1 LM3423, LM3423-Q1	Instruments
SNVS574D –JULY 2008–REVISED SEPTEMBER 2011	www.ti.com
$P_{D} = I_{D} \times V_{FD} = 1A \times 600 \text{ mV} = 600 \text{ mW}$	(137)
The chosen component from step 10 is:	
$D1 \rightarrow 12A$, 100V, DPAK	(138)
11. INPUT UVLO	
Solve for R _{UV2} :	
$R_{UV2} = \frac{V_{HYS}}{23\mu A} = \frac{3V}{23\mu A} = 130k\Omega$	(139)
The closest standard resistor is 130 k Ω therefore V_{HYS} is:	(100)
$V_{HYS} = R_{UV2} \times 23 \mu A = 130 k\Omega \times 23 \mu A = 2.99 V$	(140)
Solve for R _{UV1} :	
$R_{UV1} = \frac{1.24V \times R_{UV2}}{V_{TURN-ON} - 1.24V} = \frac{1.24V \times 130 k\Omega}{10V - 1.24V} = 18.4 k\Omega$	(141)
The closest standard resistor is 18.2 $k\Omega$ making $V_{TURN-ON}$:	
$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \text{x} (\text{R}_{\text{UV1}} + \text{R}_{\text{UV2}})}{\text{R}_{\text{UV1}}}$	
$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \text{x} (18.2 \text{k}\Omega + 130 \text{k}\Omega)}{18.2 \text{k}\Omega} = 10.1 \text{V}$	(142)
The chosen components from step 11 are:	
$R_{UV1} = 18.2 k\Omega$	
$R_{UV2} = 130 \text{ k}\Omega$	(143)
12. OUTPUT OVLO	
Solve for R _{OV2} :	
$R_{OV2} = \frac{V_{HYSO}}{23 \mu A} = \frac{10V}{23 \mu A} = 435 k\Omega$	
312 23 μΑ 23 μΑ	(144)
The closest standard resistor is 432 $k\Omega$ therefore V_{HYSO} is:	
$V_{HYSO} = R_{OV2} \times 23 \mu A = 432 k\Omega \times 23 \mu A = 9.94 V$	(145)
Solve for R _{OV1} :	
$R_{OV1} = \frac{1.24V \times R_{OV2}}{V_{TURN-OFF} - 0.62V} = \frac{1.24V \times 432 k\Omega}{40V - 0.62V} = 13.6 k\Omega$	
	(146)

The closest standard resistor is 13.7 k Ω making V_{TURN-OFF}:

$$V_{\text{TURN-OFF}} = \frac{1.24 \text{V} \times (0.5 \times \text{R}_{\text{OV1}} + \text{R}_{\text{OV2}})}{\text{R}_{\text{OV1}}}$$
$$V_{\text{TURN-OFF}} = \frac{1.24 \text{V} \times (0.5 \times 13.7 \text{ k}\Omega + 432 \text{ k}\Omega)}{13.7 \text{ k}\Omega} = 39.7 \text{V}$$
(147)

The chosen components from step 12 are:

Copyright © 2008–2011, Texas Instruments Incorporated



(148)

R _{OV1} = 13.7 kΩ	
$R_{OV2} = 432 \text{ k}\Omega$	


DESIGN #1 Bill of Materials


Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3421	Buck-boost controller	TI	LM3421MH
1	C _{BYP}	2.2 μF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
1	C _{CMP}	0.33 µF X7R 10% 25V	MURATA	GRM21BR71E334KA01L
1	C _{FS}	0.27 µF X7R 10% 25V	MURATA	GRM21BR71E274KA01L
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 µF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	L1	33 µH 20% 6.3A	COILCRAFT	MSS1278-333MLB
1	Q1	NMOS 100V 32A	FAIRCHILD	FDD3682
1	Q2	PNP 150V 600 mA	FAIRCHILD	MMBT5401
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	10Ω 1%	VISHAY	CRCW080510R0FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	13.7 kΩ 1%	VISHAY	CRCW080513K7FKEA
1	R _{OV2}	432 kΩ 1%	VISHAY	CRCW0805432KFKEA
1	R _{SNS}	0.1Ω 1% 1W	VISHAY	WSL2512R1000FEA
1	R _T	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{UV1}	18.2 kΩ 1%	VISHAY	CRCW080518K2FKEA
1	R _{UV2}	130 kΩ 1%	VISHAY	CRCW0805130KFKEA



APPLICATIONS INFORMATION

The following designs are provided as reference circuits. For a specific design, the steps in the *Design Procedure* section should be performed. In all designs, an RC filter (0.1 μ F, 10 Ω) is recommended at VIN placed as close as possible to the LM3421/23 device. This filter is not shown in the following designs.






- Input: 8V to 28V
- Output: 9 LEDs at 1A
- PWM Dimming up to 30kHz
- 700 kHz Switching Frequency

DESIGN #2 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number		
1	LM3421	Boost controller	TI	LM3421MH		
1	C _{BYP}	2.2 μF X7R 10% 16V MURATA		GRM21BR71C225KA12L		
1	C _{CMP}	0.1 µF X7R 10% 25V	MURATA	GRM21BR71E104KA01L		
כ	C _{FS}	DNP				
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K		
4	Co	10 µF X7R 10% 50V	TDK	C4532X7R1H106K		
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A		
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D		
2	D1, D2	Schottky 60V 5A	COMCHIP	CDBC560-G		
1	L1	33 μH 20% 6.3A	COILCRAFT	MSS1278-333MLB		
2	Q1, Q2	NMOS 60V 8A	VISHAY	SI4436DY		
1	Q3	NMOS 60V 115mA	ON-SEMI	2N7002ET1G		
2	R _{CSH} , R _{OV1}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA		
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000Z0EA		
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA		
1	R _{LIM}	0.06Ω 1% 1W	VISHAY	WSL2512R0600FEA		
I	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA		
1	R _{SNS}	0.1Ω 1% 1W	VISHAY	WSL2512R1000FEA		
I .	R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA		
1	R _T	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA		
1	R _{UV1}	1.82 kΩ 1%	VISHAY	CRCW08051K82FKEA		
1	R _{UVH}	17.8 kΩ 1%	VISHAY	CRCW080517K8FKEA		

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

DESIGN #3 - LM3421 BUCK-BOOST Application



- Input: 10V to 30V
- Output: 4 LEDs at 2A
- PWM Dimming up to 10kHz
- Analog Dimming
- 600 kHz Switching Frequency



DESIGN #3 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number				
1	LM3421	Buck-boost controller	TI	LM3421MH				
1	C _B	100 pF COG/NPO 5% 50V	MURATA	GRM2165C1H101JA01D				
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L				
3	C _{CMP} , C _{REF} , C _{SS}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L				
1	C _F	0.1 µF X7R 10% 25V	MURATA	GRM21BR71E104KA01L				
0	C _{FS}	DNP						
4	C _{IN}	6.8 µF X7R 10% 50V	TDK	C5750X7R1H685K				
4	Co	10 µF X7R 10% 50V	TDK	C4532X7R1H106K				
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A				
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D				
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF				
1	D2	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G				
1	L1	22 µH 20% 7.2A	COILCRAFT	MSS1278-223MLB				
2	Q1, Q2	NMOS 60V 8A	VISHAY	SI4436DY				
1	Q3	NMOS 60V 260mA	ON-SEMI	2N7002ET1G				
1	Q4	PNP 40V 200 mA	FAIRCHILD	MMBT5087				
1	Q5	PNP 150V 600 mA	FAIRCHILD	MMBT5401				
1	Q6	NPN 300V 600 mA	FAIRCHILD	MMBTA42				
1	Q7	NPN 40V 200 mA	FAIRCHILD	MMBT6428				
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA				
1	R _F	10Ω 1%	VISHAY	CRCW080510R0FKEA				
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000Z0EA				
1	R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA				
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA				
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA				
1	R _{OV1}	18.2 kΩ 1%	VISHAY	CRCW080518K2FKEA				
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA				
1	R _{POT}	1 MΩ potentiometer	BOURNS	3352P-1-105				
1	R _{PU}	4.99 kΩ 1%	VISHAY	CRCW08054K99FKEA				
1	R _{SER}	499Ω 1%	VISHAY	CRCW0805499RFKEA				
1	R _{SNS}	0.05Ω 1% 1W	VISHAY	WSL2512R0500FEA				
1	R _T	41.2 kΩ 1%	VISHAY	CRCW080541K2FKEA				
1	R _{UV1}	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA				
1	R _{UVH}	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA				


SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

Instruments

Texas

www.ti.com

DESIGN #4 - LM3423 BOOST Application



- Input: 18V to 38V
- Output: 12 LEDs at 700mA
- High Side PWM Dimming up to 30 kHz
- Analog Dimming
- Zero Current Shutdown
- 700 kHz Switching Frequency

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011


www.ti.com

DESIGN #4 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3423	Boost controller	TI	LM3423MH
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
1	C _{CMP}	1 µF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	C _{FS}	0.1 µF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
4	C _{IN}	4.7 µF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 µF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D
2	D1, D2	Schottky 60V 5A	COMCHIP	CDBC560-G
1	D3	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G
1	L1	47 µH 20% 5.3A	COILCRAFT	MSS1278-473MLB
1	Q1	NMOS 60V 8A	VISHAY	SI4436DY
1	Q2	PMOS 70V 5.7A	ZETEX	ZXMP7A17K
1	Q3	NMOS 60V 260mA	ON-SEMI	2N7002ET1G
1	Q4, Q5 (dual pack)	Dual PNP 40V 200mA	FAIRCHILD	FFB3906
1	Q6	NPN 300V 600mA	FAIRCHILD	MMBTA42
1	Q7	NPN 40V 200 mA	FAIRCHILD	MMBT3904
1	R _{ADJ}	100 kΩ potentiometer	BOURNS	3352P-1-104
1	R _{BIAS2}	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA
2	R _{CSH} , R _{OV1}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	10Ω 1%	VISHAY	CRCW080510R0FKEA
3	R _{HSP} , R _{HSN} , R _{MAX}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.06Ω 1% 1W	VISHAY	WSL2512R0600FEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R _{SNS}	0.15Ω 1% 1W	VISHAY	WSL2512R1500FEA
1	R _T	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA
1	R _{UV1}	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA
1	R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R _{UVH}	16.9 kΩ 1%	VISHAY	CRCW080516K9FKEA

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

DESIGN #5 - LM3421 BUCK-BOOST Application



Features

- Input: 10V to 70V
- Output: 6 LEDs at 500mA
- PWM Dimming up to 10 kHz
- Slow Fade Out
- MosFET R_{DS-ON} Sensing
- 700 kHz Switching Frequency



www.ti.com

DESIGN #5 Bill of Materials


Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3421	Buck-boost controller	TI	LM3421MH
1	C _B	100 pF COG/NPO 5% 50V	MURATA	GRM2165C1H101JA01D
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
1	C _{CMP}	1 µF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	C _F	0.1 µF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
0	C _{FS}	DNP		
4	C _{IN}	4.7 µF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 µF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G
1	L1	68 μH 20% 4.3A	COILCRAFT	MSS1278-683MLB
2	Q1, Q2	NMOS 100V 32A	FAIRCHILD	FDD3682
1	Q3	NMOS 60V 260mA	ON-SEMI	2N7002ET1G
2	Q4, Q8	PNP 40V 200mA	FAIRCHILD	MMBT5087
1	Q5	PNP 150V 600 mA	FAIRCHILD	MMBT5401
1	Q6	NPN 300V 600mA	FAIRCHILD	MMBTA42
2	Q7, Q9	NPN 40V 200mA	FAIRCHILD	MMBT6428
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000Z0EA
1	R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{OV1}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R _{PU}	4.99 kΩ 1%	VISHAY	CRCW08054K99FKEA
1	R _{SER}	499Ω 1%	VISHAY	CRCW0805499RFKEA
1	R _{SNS}	0.2Ω 1% 1W	VISHAY	WSL2512R2000FEA
1	R _T	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA
1	R _{UV1}	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA
1	R _{UVH}	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011



www.ti.com

DESIGN #6 - LM3423 BUCK Application




- Input: 15V to 50V
- Output: 3 LEDs at 1.25A
- PWM Dimming up to 50 kHz
- LED Status Indicator
- Zero Current Shutdown
- 700 kHz Switching Frequency

DESIGN #6 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3423	Buck controller	TI	LM3423MH
1	C _{BYP}	2.2 μF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
2	C _{CMP} , C _{DIM}	0.1 µF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
0	C _{FS}	DNP		
4	C _{IN}	4.7 µF X7R 10% 100V	TDK	C5750X7R2A475K
0	Co	DNP		
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G
1	L1	22 μH 20% 7.3A	COILCRAFT	MSS1278-223MLB
1	Q1	NMOS 60V 8A	VISHAY	SI4436DY
1	Q2	PMOS 30V 6.2A	VISHAY	SI3483DV
1	Q3	NMOS 60V 115mA	ON-SEMI	2N7002ET1G
1	Q4	PNP 150V 600 mA	FAIRCHILD	MMBT5401
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000ZEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	21.5 kΩ 1%	VISHAY	CRCW080521K5FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
3	R _{PU} , R _{PU2} , R _{UV2}	100 kΩ 1%	VISHAY	CRCW0805100KFKEA
1	R _T	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA
1	R _{SNS}	0.08Ω 1% 1W	VISHAY	WSL2512R0800FEA
1	R _{UV1}	11.5 kΩ 1%	VISHAY	CRCW080511K5FKEA

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

DESIGN #7 - LM3423 BUCK-BOOST Application



- Input: 15V to 60V
- Output: 8 LEDs at 2.5A
- Fault Input Disconnect
- Zero Current Shutdown
- 500 kHz Switching Frequency



SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

www.ti.com

DESIGN #7 Bill of Materials


Qty Part ID		Part Value	Manufacturer	Part Number
1	LM3423	Buck-boost controller	TI	LM3423MH
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
1	C _{CMP}	0.33 µF X7R 10% 25V	MURATA	GRM21BR71E334KA01L
1	C _{FS}	0.1 µF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
4	C _{IN}	4.7 µF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 µF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D
1	C _{TMR}	220 pF COG/NPO 5% 50V	MURATA	GRM2165C1H221JA01D
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G
1	L1	22 μH 20% 7.2A	COILCRAFT	MSS1278-223MLB
1	Q1	NMOS 100V 32A	FAIRCHILD	FDD3682
1	Q2	PMOS 70V 5.7A	ZETEX	ZXMP7A17K
1	Q5	PNP 150V 600 mA	FAIRCHILD	MMBT5401
2	R _{CSH} , R _{OV1}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	10Ω 1%	VISHAY	CRCW080510R0FKEA
2	R _{FLT} , R _{PU2}	100 kΩ 1%	VISHAY	CRCW0805100KFKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
2	R _{LIM} , R _{SNS}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R _T	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{UV1}	13.7 kΩ 1%	VISHAY	CRCW080513K7FKEA
1	R _{UV2}	150 kΩ 1%	VISHAY	CRCW0805150KFKEA

SNVS574D-JULY 2008-REVISED SEPTEMBER 2011

TEXAS INSTRUMENTS

www.ti.com

DESIGN #8 - LM3421 SEPIC Application



- Input: 9V to 36V
- Output: 5 LEDs at 750mA
- PWM Dimming up to 30 kHz
- 500 kHz Switching Frequency

DESIGN #8 Bill of Materials

Qty Part ID		Part Value	Manufacturer	Part Number
1	LM3421	SEPIC controller	TI	LM3421MH
1	C _{BYP}	2.2 μF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
1	C _{CMP}	0.47 µF X7R 10% 25V	MURATA	GRM21BR71E474KA01L
0	C _{FS}	DNP		
4	C _{IN}	4.7 µF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 µF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{SEP}	1.0 µF X7R 10% 100V	TDK	C4532X7R2A105K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	CT	1000 pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 60V 5A	COMCHIP	CDBC560-G
2	L1, L2	68 μH 20% 4.3A	COILCRAFT	DO3340P-683
2	Q1, Q2	NMOS 60V 8A	VISHAY	SI4436DY
1	Q3	NMOS 60V 115 mA	ON-SEMI	2N7002ET1G
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW080500000ZEA
2	R _{HSP} , R _{HSN}	750Ω 1%	VISHAY	CRCW0805750RFKEA
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
2	R _{REF1} , R _{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{SNS}	0.1Ω 1% 1W	VISHAY	WSL2512R1000FEA
1	R _T	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{UV1}	1.62 kΩ 1%	VISHAY	CRCW08051K62FKEA
1	R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R _{UVH}	16.9 kΩ 1%	VISHAY	CRCW080516K9FKEA



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LM3421MH/NOPB	ACTIVE	HTSSOP	PWP	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3421 MH	Samples
LM3421MHX/NOPB	ACTIVE	HTSSOP	PWP	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3421 MH	Samples
LM3421Q0MH/NOPB	ACTIVE	HTSSOP	PWP	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	LM3421 Q0MH	Samples
LM3421Q0MHX/NOPB	ACTIVE	HTSSOP	PWP	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	LM3421 Q0MH	Samples
LM3421Q1MH/NOPB	ACTIVE	HTSSOP	PWP	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3421 Q1MH	Samples
LM3421Q1MHX/NOPB	ACTIVE	HTSSOP	PWP	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3421 Q1MH	Samples
LM3423MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3423 MH	Samples
LM3423MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3423 MH	Samples
LM3423Q0MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	LM3423 Q0MH	Samples
LM3423Q0MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	LM3423 Q0MH	Samples
LM3423Q1MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3423 Q1MH	Samples
LM3423Q1MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3423 Q1MH	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

24-Jan-2013

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM3421, LM3421-Q1, LM3423, LM3423-Q1 :

• Catalog: LM3421, LM3423

• Automotive: LM3421-Q1, LM3423-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3421MHX/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM3421Q0MHX/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM3421Q1MHX/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM3423MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM3423Q0MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM3423Q1MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Nov-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3421MHX/NOPB	HTSSOP	PWP	16	2500	349.0	337.0	45.0
LM3421Q0MHX/NOPB	HTSSOP	PWP	16	2500	349.0	337.0	45.0
LM3421Q1MHX/NOPB	HTSSOP	PWP	16	2500	349.0	337.0	45.0
LM3423MHX/NOPB	HTSSOP	PWP	20	2500	349.0	337.0	45.0
LM3423Q0MHX/NOPB	HTSSOP	PWP	20	2500	349.0	337.0	45.0
LM3423Q1MHX/NOPB	HTSSOP	PWP	20	2500	349.0	337.0	45.0

MECHANICAL DATA


PWP0020A





MECHANICAL DATA

PWP0016A



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated