# LM4545

LM4545 AC '97 Codec with Stereo Headphone Amplifier and National 3D Sound



Literature Number: SNOS015

PRELIMINARY July 1999

# LM4545 AC '97 Codec with Stereo Headphone Amplifier and National 3D Sound

# **General Description**

The LM4545 is an audio codec for PC systems which performs the analog-intensive function of the Analog Codec '97 Rev 1.03 Architecture. Using 18-Bit  $\Sigma\Delta$  A/D and D/A converters, the LM4545 provides 90dB of dynamic range.

The LM4545 was designed specifically to provide a high quality audio path and provide all analog functionality in a PC audio system. It features full duplex stereo A/D's and D/A's and an analog mixer with 4 stereo and 3 mono inputs, each of which has separate gain, attenuation and mute control. In addition, the LM4545 provides a stereo headphone amplifier with an independent gain control and National's 3D Sound stereo enhancement technology.

The LM4545 features AC-Link, a synchronous, fixed rate serial bus for connection to the digital AC '97 Controller. The separation of the analog and digital functions of the AC '97 architecture allows for system design flexibility and increased overall performance.

# **Key Specifications**

- Analog Mixer Dynamic Range
  D/A Dynamic Range
  89dB (typ)
- A/D Dynamic Range
- Headphone THD+N at 50mW into 32Ω 0.02% (typ)

### **Features**

- Audio Codec '97 compliant
   Stereo 18-Bit ΣΔ A/D's and D/A's with 128X
- oversampling
- Stereo headphone amp with separate gain control
- National's 3D Sound circuitry
- Power management support
- Digital Interface 3V and 5V compliant

## **Applications**

- Desktop PC Audio Systems
- Portable PC Audio Systems
- Mobile PC Audio Solutions



90dB (typ)

© 1999 National Semiconductor Corporation DS100069

# Absolute Maximum Ratings (Note 3)

. .

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	-65°C to +150°C
Input Voltage	–0.3V to V <sub>DD</sub> +0.3V
ESD Susceptibility (Note 5)	2500V
pins 27, 28, 40	1500V
pin 3	750V
ESD Susceptibility (Note 6)	200V
pin 3	100V
Junction Temperature	150°C
Soldering Information	

 TQFP Package
 215°C

 Vapor Phase (60 sec.)
 215°C

 Infrared (15 sec.)
 220°C

 See AN-450 "Surface Mounting and their Effects on Product Reliability" for other methods of soldering surface mount devices.
 4/4 (typ) – VBH48A

## **Operating Ratings**

## Temperature Range

$T_{MIN} \leq T_{A} \leq T_{MAX}$	$-40^{\circ}C \le T_A \le 85^{\circ}C$
Analog Supply Range	$4.2V \leq AV_{DD} \leq 5.5V$
Digital Supply Range	$3.0V \le DV_{DD} \le 5.5V$

## Electrical Characteristics (Notes 1, 3)

The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$  unless otherwise noted. Limits apply for  $T_A = 25$ °C. The reference for 0dB is 1Vrms unless otherwise specified.

Symbol	Parameter	Conditions	LM4	Units (Limits)	
			Typical (Note 7)	Limit (Note 8)	
AV <sub>DD</sub>	Analog Supply Range			4.2	V (min)
				5.5	V (max)
$DV_{DD}$	Digital Supply Range			3.0	V (min)
				5.5	V (max)
I <sub>DDD</sub>	Digital Quiescent Power Supply Current	D <sub>VDD</sub> = 5V	38		mA
		$D_{VDD} = 3.3V$	20		mA
I <sub>DDA</sub>	Analog Quiescent Power Supply Current		55		mA
I <sub>SD</sub>	Shutdown Current		1.5		mA
V <sub>REF</sub>	Reference Voltage		2.23		V
PSRR	Power Supply Rejection Ratio		40		dB
Analog Loo	pthru Mode	·			
	Dynamic Range (Note 2)	CD Input to Line Output, -60dB Input THD+N, A-Weighted	95	90	dB (min)
THD	Total Harmonic Distortion	$V_{O} = -3dB$ , f = 1kHz, R <sub>L</sub> = 10k $\Omega$	0.01	0.02	% (max)
Analog Inpu	It Section	·			
V <sub>IN</sub>	Line Input Voltage		1		Vrms
	Mic Input with 20dB Gain		0.1		Vrms
	Mic Input with 0dB Gain		1		Vrms
Xtalk	Crosstalk	CD Left to Right	-85	-70	dB (max
Z <sub>IN</sub>	Input Impedance		40	10	kΩ (min)
CIN	Input Capacitance		15		pF
	Interchannel Gain Mismatch	CD Left to Right	0.04		dB
Record Gain	n Amplifier - A/D				
As	Step Size	0dB to 22.5dB	1.5		dB
Mixer Section	on				
As	Step Size	+12dB to -34.5dB	1.5		dB
A <sub>M</sub>	Mute Attenuation		86		dB
Analog to D	igital Converters				
	Resolution		18		Bits

Symbol	ng specifications apply for AV <sub>DD</sub> = 5V, DV Vrms unless otherwise specified. Parameter	Conditions	LM4	Units		
			Typical (Note 7)	Limit (Note 8)	(Limits)	
Analog to D	ligital Converters		(11010-17)	(		
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	90	75	dB (min)	
	Frequency Response	-1dB Bandwidth	20		kHz	
Digital to A	nalog Converters					
	Resolution		18		Bits	
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	89	85	dB (min)	
THD	Total Harmonic Distortion	$V_{IN} = -3dB$ , f=1kHz, $R_L = 10k\Omega$	0.01	0.03	% (max)	
	Frequency Response	-1dB Bandwidth	21		kHz	
	Group Delay (Note 2)			1	mS (max)	
	Out of Band Energy		-40		dB	
	Stop Band Rejection		70		dB	
D <sub>T</sub>	Discrete Tones		-96		dB	
	Ime and Amplifier Section		50		ub.	
A <sub>s</sub>	Step Size	0dB to -46.5dB	1.5		dB	
A <sub>M</sub>	Mute Attenuation		86		dB	
THD+N	Headphone Amplifier Total Harmonic Distortion plus Noise	Loopthru Mode, $R_L = 32\Omega$ , f=1kHz,	0.02		%	
Digital I/O (	· ·	P <sub>OUT</sub> = 50mW				
				0.30 x		
V <sub>IL</sub>	Low level input voltage			DVDD	V (max)	
V <sub>HI</sub>	High level input voltage			0.40 x DVDD	V (min)	
V <sub>OH</sub>	High level output voltage			0.50 x DVDD	V (min)	
V <sub>OL</sub>	Low level output voltage			0.20 x DVDD	V (max)	
I <sub>L</sub>	Input Leakage Current	AC Link inputs		±10	µA (max)	
IL.	Tri state Leakage Current	High impedance AC Link outputs		±10	µA (max)	
I <sub>DR</sub>	Output drive current	AC Link outputs	5		mA	
Digital Timi	ng Specifications (Note 2)					
F <sub>BC</sub>	BIT_CLK frequency		12.288		MHz	
T <sub>BCP</sub>	BIT_CLK period		81.4		nS	
Т <sub>СН</sub>	BIT_CLK high	Variation of BIT_CLK period from 50% duty cycle		±20	% (max)	
F <sub>SYNC</sub>	SYNC frequency		48		kHz	
T <sub>SP</sub>	SYNC period		20.8		μS	
Т <sub>SH</sub>	SYNC high pulse width		1.3		μS	
T <sub>SL</sub>	SYNC low pulse width		19.5		μS	
T <sub>SETUP</sub>	Setup Time	SDATA_IN, SDATA_OUT to falling edge of BIT_CLK		15	nS (min)	
T <sub>HOLD</sub>	Hold Time	Hold time of SDATA_IN, SDATA_OUT from falling edge of BIT_CLK		5	nS (min)	
T <sub>RISE</sub>	Rise Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	nS (max)	
T <sub>FALL</sub>	Fall Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	nS (max)	
T <sub>RST_LOW</sub>	RESET# active low pulse width	For cold reset		1.0	μS (min)	

Symbol	Parameter	Conditions	LM4	s apply for T <sub>A</sub> = 25°C. The					
			Typical Limit (Note 7) (Note 8						
igital Timi	ng Specifications (Note 2)								
RST2CLK	RESET# inactive to BIT_CLK start up	For cold reset		162.8	nS (min)				
SH	SYNC active high pulse width	For warm reset	1.3		μS				
SYNC2CLK	SYNC inactive to BIT_CLK start up	For warm reset		162.8	nS (min				
SU2RST	Setup to trailing edge of RESET#	For ATE Test Mode		15	nS (min				
RST2HZ	Rising edge of RESET# to Hi-Z	For ATE Test Mode		25	nS (max				
Note 6: Mach Note 7: Typic	an body model, 100 pF discharged through a 1.5 ine Model, 220 pF–240 pF discharged through a als are measured at 25°C and represent the para s are guaranteed to National's AOQL (Average O	II pins. ametric norm.							







Analog I/C	(Conti	nued)	
Name	Pin	1/0	Functional Description
AUX_R	15	1	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of AUX_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 16h.
VIDEO_L	16	I	This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of VIDEO_L signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB step as well as muted via register 14h.
VIDEO_R	17	1	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of VIDEO_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 14h.
CD_L	18	I	This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of CD_L signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB step as well as muted via register 12h.
CD_GND	19	I	This input can be used to reject common mode signals on the CD_L or CD_R inputs. CD_GND is an AC ground point not DC ground point. Thus, this input must be capacitively coupled and not directly coupled to analog ground.
CD_R	20	I	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of CD_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 12h.
MIC1	21	I	Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 0Eh.
MIC2	22	I	Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 0Eh.
LINE_IN_L	23	I	This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of LINE_IN_L signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 10h.
LINE_IN_R	24	1	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of LINE_IN_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 10h.
LINE_OUT_L	35	0	This is a post-mixed output for the left audio channel. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
LINE_OUT_R	36	0	This is a post-mixed output for the right audio channel. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
MONO_OUT	37	0	This line level output is either the post-mixed output or the mic input. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 06h.
HP_OUT_L	39	0	This is a post-mixed output for the left audio channel. The level of this output can be adjusted from 0dB to $-45$ dB in 1.5dB steps as well as muted via register 04h. HP_OUT_L has a nominal gain of 9dB with respect to the left output mixer level and is designed for driving a 32 $\Omega$ impedance with minimal distortion.
HP_OUT_C	40	1	This input can be used to reject common mode signals on the headphone outputs. CD_GNI is an AC ground point not DC ground point. Thus, this input must be capacitively coupled

# Pin Descriptions (Continued)

# Analog I/O (Continued)

Name	Pin	1/0	Functional Description
HP_OUT_R	41	0	This is a post-mixed output for the right audio channel. The level of this output can be adjusted from 0dB to $-45$ dB in 1.5dB steps as well as muted via register 04h. HP_OUT_R has a nominal gain of 9dB with respect to the right output mixer level and is designed for driving a 32 $\Omega$ impedance with minimal distortion.

# Digital I/O and Clocking

Name	Pin	1/0	Functional Description
XTL_IN	2	I	24.576 MHz crystal input. Use a fundamental-mode type crystal. When operating from a crystal, a $1M\Omega$ resistor must be connected across pins 2 and 3.
XTL_OUT	3	0	24.576 MHz crystal output. When operating from a crystal, a $1M\Omega$ resistor must be connected across pins 2 and 3.
SDATA_OUT	5	I	This data stream contains both control data and DAC audio data. This input is sampled by the LM4545 on the falling edge of BIT_CLK.
BIT_CLK	6	0	12.288 MHz clock which is derived (divide by two) from the 24.576MHz crystal input (XTL_IN).
SDATA_IN	8	0	This data stream contains both control data and ADC audio data. This output is clocked out by the LM4545 on the rising edge of BIT_CLK.
SYNC	10	I	48kHz sync pulse which signifies the beginning of both the SDATA_IN and SDATA_OUT serial streams. SYNC must be synchronous to BIT_CLK.
RESET#	11	I	This active low signal causes a hardware reset which returns the control registers to their default conditions.

# Power Supplies and References

Name	Pin	1/0	Functional Description
AVDD	25,38	I	Analog supply pins.
AVSS	26,42	I	Analog ground pins.
DVDD	1,9	I	Digital supply pins.
DVSS	4,8	I	Digital ground pins.
VREF	27	0	Nominal 2.2V reference output. Not intended to sink or source current. Bypassing of this pin should be done with short traces to maximize performance.
VREFOUT	28	0	Nominal 2.2V reference output. Can source up to 5mA of current and can be used to bias a microphone. Do not connect any external capacitance to this pin.
AFILT1	29	0	This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted as it will not affect performance.
AFILT2	30	0	This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted as it will not affect performance.
3DP,3DN	31,32	0	These pins are used to complete the National 3D Sound circuit. Connect a 0.022µF capacitor between pins 3DP and 3DN. The National 3D Sound can be turned on and off via control register 20h. This is a fixed-depth type stereo enhance circuit, thus writing to register 22h has no effect. If National 3D Sound is not desired, then these pins should be left as no connect (NC).



2 D1 D0 Default	0 0 0d50h	2 MR1 MR0 8008h	2 MR1 MR0 8000h	2 MM1 MM0 8000h	× ×	1 PV0 X 8008h	2 GN1 GN0 8008h	2 GN1 GN0 8008h	2 GR1 GR0 8808h	2 SR1 SR0 0000h	2 GR1 GR0 8000h	××	X X 0000h	××	× ×	L DAC ADC	××	:	•	:	•					
D3 D2	0	MR3 MR2	MR3 MR2	MM3 MM2	××	PV2 PV1	GN3 GN2	GN3 GN2	GR3 GR2	X SR2	GR3 GR2	X X	×	××	× ×	REF ANL	×	:	•	:	•					
D4	-	MR4 M	MR4 M	MM4 M	×	PV3 P	GN4 G	GN4 G	GR4 G	×	9 X	×	×	×	×	×	×	:		:						
D5	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	:	•	:	,	
D6	-	×	×	×	×	×	×	20dB	×	×	×	×	×	×	×	×	к	×	×	×	×	:	•	:	•	
D8 D7	1	ML0 X	ML0 X	×	××	×	××	××	GL0 X	SL0 X	GL0 X	× ×	MS LPBK	×	× ×	PR0 X	×	:	•	:	•	>				
6	0	ML1 M	ML1 M	×	^ ×	×	×	×	GL1 G	GL1 GI	GL1 G	GL1 G	GL1 GI	SL1 SI	GL1 G	×	MIX M	^ ×	×	PR1 PI	^ ×	:	•	:		>
D10	-	ML2	ML2	×	×	×	×	×	GL2	GL2	GL2	GL2	GL2	SL2	GL2	×	×	×	×	PR2	×	:	•	:		>
<u> 1</u>	-	ML3	ML3	×	×	×	×	×	GL3	GL3	GL3	GL3	GL3	×	GL3	×	×	×	×	PR3	×	:	•	:		>
B D12	0	ML4	ML4	×	×	×	×	×	GL4	GL4	GL4	GL4	GL4	×	×	×	×	×	×	5 PR4	×	:	•	:	•	×
D14 D13	0	××	××	×	××	×	××	××	××	×	××	××	×	×	X X	× ×	X 3D	×	× ×	PR6 PR5	×	:	•	:	-	×
D15	×	Mute	Mute >	Mute	×	Mute >	Mute >	Mute	Mute >	Mute	Mute	Mute	Mute >	×	Mute >	×	POP	×	×	PR7 PF	^ ×	:	•	:		×
Name	Reset	Master Volume	Headphone Volume	Master Volume Mono	Reserved	PC_BEEP Volume 1	Phone Volume	Mic Volume	Line In Volume	CD Volume	Video Volume	Aux Volume	PCM Out Vol	Record Select	Record Gain 1	Reserved	General Purpose	3D Control	Reserved	Powerdown Ctrl/Stat	Reserved	:	Vendor Reserved	:	Vendor Reserved	Vendor ID1
REG	400	02h	04h	06h	08h	0Ah	0Ch	OEh	10h	12h	14h	16h	18h	1Ah	1Ch	1Eh	20h	22h	24h	26h	28h	:	5Ah	:	TAh	7Ch



FIGURE 4. AC Link Audio Output Frame

#### AC Link Output Frame

The audio output frame (output from AC '97 Controller and input to theLM4545 ) contains control and PCM data targeted for the LM4545 control register and stereo DAC. The Tag slot, slot 0, contains 16 bits that tell the AC Link interface circuitry on the LM4545 the validity of the following data slots.

A new audio output frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the next rising edge of BIT\_CLK, the AC '97 Controller drives SD\_OUT with the first bit of slot 0. The LM4545 samples SD\_OUT on the falling edge of BIT\_CLK. The AC '97 Controller will continue outputting the SD\_OUT stream on each successive rising edge of BIT\_CLK.

#### SD\_OUT Slot 0: Tag Phase

The first bit of slot 0 is designated the "Valid Frame" bit. If this bit is 1, it indicates that the current data frame contains at least one slot of valid data and the LM4545 will further sample the next four bits to determine which frames do in fact have valid data. Valid slots are signified by a 1 in their respective slot bit position.



#### FIGURE 5. Start of Audio Output Frame

Bit	Description	Comment
15	Valid Frame	1 = Valid Frame
14	Control register address	1 = Valid slot
13	Control register data	1 = Valid slot
12	Left Playback PCM Data	1 = Valid slot

Application Information (Continued)											
Bit	Description	Comment									
	Right										
11	Playback	1 = Valid slot									
	PCM Data										

#### SD\_OUT Slot 1: Control Address

Slot 1 is used both to write to the LM4545 registers as well as read back a register's current value. The MSB of Slot 1 (bit 19) signifies whether the current control operation is a read or a write. Bits 18 through 12 are used to specify the register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with zeros by the AC'97 controller.

В	its	Description	Comment
1	19	Read/Write	0 = Write, 1 = Read
10	18:12	Control	Identifies the Control
		Register	Register
1	1:0	Reserved	Set to "0"

#### SD\_OUT Slot 2: Control Data

Slot 2 is used to transmit 16 bit control data to the LM4545 in the event that the current operation is a write operation. The least significant four bits should be stuffed with zeros by the AC '97 controller. If the current operation is a register read, the entire slot, bits 19 through 0 should be stuffed with zeros.

Bits	Description	Comment
19:4	Control Register Write Data	Set bits to "0" if read operation
3:0	Reserved	Set to "0"

#### SD\_OUT Slot 3: PCM Playback Left Channel

Slot 3 is a 20 bit field used to transmit data intended for the left DAC on the LM4545. Any unused bits should be padded with zeros. The LM4545 DAC's have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream.

Bits	Description	Comment
19:0	PCM Audio Data for Left DAC	Set unused bits to "0"

#### SD\_OUT Slot 4: PCM Playback Right Channel

Slot 4 is a 20 bit field used to transmit data intended for the right DAC on the LM4545. Any unused bits should be padded with zeros. The LM4545 DAC's have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream.

Bits	Description	Comment
19:0	PCM Audio Data for Right DAC	Set unused bits to "0"

#### SD\_OUT Slots 5-12: Reserved

Set these SD\_OUT slots to "0" as they are not currently used and are reserved for future use.



FIGURE 6. AC Link Audio Input Frame

#### **AC Link Input Frame**

The audio input frame (output from the LM4545 and input to the AC '97 Digital Controller) contains status and PCM data from the LM4545 control registers and stereo ADC. The Tag slot, slot 0, contains 16 bits that tell the AC '97 Digital Controller whether the LM4545 is ready and the validity of data from certain device subsections.

A new audio input frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the next rising edge of BIT\_CLK, the LM4545 drives SD\_IN with the first bit of slot 0. The Digital Controller samples SD\_IN on the falling edge of BIT\_CLK. The LM4545 will continue outputting the SD\_IN stream on each successive rising edge of BIT\_CLK. The LM4545 outputs data MSB first, in a MSB justified format. All reserved bits and slots are stuffed with "0" 's by the LM4545.

#### SD\_IN Slot 0: Codec Status Bits

The first bit of SD\_IN Slot 0 (bit 15), if asserted (="1"), indicates that the Codec is ready. The digital controller must probe further to see which other subsections are ready.



### Application Information (Continued)

Bit	Description	Comment
15	Codec Ready Bit	0=Not Ready, 1=Ready
14	Slot 1 data valid	Status Address is valid
13	Slot 2 data valid	Status Data is valid
12	Slot 3 data valid	Left Audio PCM Data is valid
11	Slot 4 data valid	Right Audio PCM Data is valid

#### SD\_IN Slot 1: Status Address

.

The slot echoes the control register which a read was requested on. The address echoed was initiated by a read request in the previous SD\_OUT frame, slot 1.

Bits	Description	Comment
19	Reserved	Stuffed with "0"
18:12	Control Register Index	Echo of Control Register for which data is being returned.
11:0	Reserved	Stuffed with "0" 's

#### SD\_IN Slot 2: Status Data

The slot returns the control register data. The data returned was initiated by a read request in the previous SD\_OUT frame, slot 1.

Bits	Description	Comment
	Control	
19:4	Register Read	
	Data	
3:0	Reserved	Stuffed with "0" 's

#### SD\_IN Slot 3: PCM Record Left Channel

This slot contains the left ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the left ADC.

Bits	Description	Comment
19:2	PCM Record Left Channel data	18 bit audio sample from left ADC
1:0	Reserved	Stuffed with "0"s

#### SD\_IN Slot 4: PCM Record Right Channel

This slot contains the right ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the right ADC.

Bits	Description	Comment
19:2	PCM Record Right Channel data	18 bit audio sample from right ADC
1:0	Reserved	Stuffed with "0"s

#### SD\_IN Slots 5-12: Reserved

These SD\_IN slots are set to  $^{\prime\prime}0^{\prime\prime}$  as they are reserved for future use.

#### AC Link Low Power Mode



FIGURE 8. AC Link Powerdown Timing

#### Reset Register (00h)

Writing any value to this register causes a register reset which changes all of the registers back to their default values. If a read is performed on this register, the LM4545 will return a value of 0D50h implying that National 3D Sound is implemented, 18bit data is supported for both the ADC's and DAC's and the stereo headphone function is supported.

#### Master Volume Registers (02h, 04h, 06h)

These registers allows the output levels from LINE\_OUT port, HP\_OUT port and MONO\_OUT port to be attenuated or muted. Each step is nominally 1.5dB and each output can be individually muted by setting the most significant bit to 1.

Mute	Mx5:Mx0	Function	
0	00 0000	0dB attenuation	
0	01 1111	46.5dB attenuation	
0	1X XXXX	46.5dB attenuation	
1	XX XXXX	mute	
Default: 8000h			

#### PC Beep Register (0Ah)

This register controls the level of the PC\_BEEP input. The PC\_BEEP can be both attenuated and muted via register 0Ah. Step size is nominally 3dB. The signal present after the attenuation and mute block is summed into both the left and right channels.

Mute	PV3:0	Function	
0	0000	0dB attenuation	
0	1111	45dB attenuation	
1	XXXX	mute	
Default: 8000h			

#### Mixer Input Volume Registers (Index 0Ch - 18h)

These registers control the input volume controls including mute. Each volume control is 5 bit which provides from a range of +12dB gain to 34.5dB attenuation. For stereo ports, the left and right levels can be independently set. Muting a given port is accomplished by setting the MSB to 1. Setting the MSB to 1 for stereo ports mutes both the left and right channel. Register 0Eh has an additional 20dB boost for a microphone level input. This is enabled by setting bit 6 of register 0Eh to 1.

### Application Information (Continued)

Mute	Gx4:Gx0	Function	
0	00000	+12dB gain	
0	01000	0dB gain	
0	01111	34.5dB attenuation	
1	XXXXX	mute	
Default: 8008h (mono regs.), 8808h (stereo regs.)			

#### Record Select Register (1Ah)

This register independently controls the source for the right and left channel which will be recorded by the stereo ADC. The default value is 0000h which corresponds to Mic in.

SL2:SL0	Left Record Source
0	Mic
1	CD In (L)
2	Video In (L)
3	Aux In (L)
4	Line In (L)
5	Stereo Mix (L)
6	Mono Mix (L)
7	Phone
SR2:SR0	Right Record Source
<b>SR2:SR0</b> 0	Right Record Source Mic
0	Mic
0	Mic CD In (R)
0 1 2	Mic CD In (R) Video In (R)
0 1 2 3	Mic CD In (R) Video In (R) Aux In (R)
0 1 2 3 4	Mic CD In (R) Video In (R) Aux In (R) Line In (R)

#### Record (Input) Gain Register (1Ch)

This register controls the Record (Input) Gain level for the stereo input selected via the Record Select Control Register (1Ah). The gain can be programmed from 0dB to +22.5dB in 1.5dB steps. The level for the left and right channel can be individually controlled. The input can also be muted by setting the MSB to 1.

Mute	Gx3:Gx0	Function
0	1111	22.5dB gain
0	0000	0dB gain
1	XXXX	mute
Default: 8		

#### General Purpose Register (20h)

This register controls many miscellaneous functions implemented on the LM4545. The miscellaneous functions include: POP which allows the PCM to bypass the National 3D Sound circuitry, 3D which enables or disables the National 3D Sound circuitry, MIX which selects the MONO\_OUT source, MS which selects the microphone mux source and LPBK which connects the output of the stereo ADC to input of the stereo DAC. LPBK provides for a digital loopthru path when enabled.

BIT	Function	
POP	PCM out path and mute, 0 = pre 3D, 1 = post 3D	
3D	National 3D Sound on / off 1 = on	
MIX	Mono output select 0 = Mix, 1 = Mic	
MS	Mic select 0 = Mic1 1 = Mic2	
LPBK	ADC/DAC loopback	

### Powerdown Control / Status Register (26h)

This read/write register is used to monitor subsystem readiness and program LM4545 powerdown states. The lower half of this register is read only with a "1" indicated the subsection is ready. Writing to the lower 8 bits will have no effect. When the AC Link "Codec Ready" indicator bit (SDATA\_IN slot 0, bit 15) is a 1 it indicates that the AC Link and AC '97 registers are in a fully operational state. The AC '97 Control ler must further probe the Powerdown Control / Status Register to determine exactly which subsections are ready.

	BIT	Function	
	REF	Vref's up to nominal level	
	ANL	Analog mixers ready	
	DAC	DAC section ready to accept data	
	ADC	ADC section ready to transmit data	
-	The supported newerdown medee are as follows		

The supported powerdown modes are as follows.

BIT	Function		
PRO	PCM in ADC's and Input Mux powerdown		
PR1	PCM out DAC's powerdown		
PR2	Analog Mixer powerdown (VREF still on)		
PR3	Analog Mixer powerdown (VREF off)		
PR4	Digital Interface (AC Link) powerdown (external clk off)		
PR5	Internal Clk disable		
PR6	HP Amp powerdown		

#### Reserved Registers (28h - 7Ah)

Do not write to these registers as they are reserved.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated