

# Sense Amplifiers

# LM5520/LM7520 series dual core memory sense amplifiers general description

The devices in this series of dual core sense amplifiers convert bipolar millivolt-level memory sense signals to saturated logic levels. The design employs a common reference input which allows the input threshold voltage level of both amplifiers to be adjusted. Separate strobe inputs provide time discrimination for each channel. Logic inputs and outputs are DTL/TTL compatible. All devices of the series have identical preamplifier configurations, while various logic connections are provided to suit the specific application.

The LM5520/LM7520 has output latch capability and provides sense, strobe, and memory function for two sense lines. The LM5522/LM7522 contains a single open collector output which may be used to expand the number of inputs of the LM5520/LM7520, or to drive an external Memory Data Register (MDR). Intended for small memories, the two channels of the LM5524/LM7524 are independent with two separate outputs. The LM5534/LM7534 is similar to the LM5524/ LM7524 but has uncommitted, wire-ORable outputs. The LM5528/LM7528 has the same logic configuration of the LM5524/LM7524 and in addition provides separate low impedance Test Points at each preamplifier output. A similar device having uncommitted, wire-ORable outputs is the LM5538/LM7538.

All critical characteristics are guaranteed for operation within normal system parameter variations of temperature, supply voltages, and output loading.

Features of the series include:

- High speed
- Guaranteed narrow threshold uncertainty including temperature and supply voltage variation
- Adjustable input threshold voltage
- Fast overload recovery times
- Two amplifiers per package
- Molded or cavity dual-in-line package
- Six logic configurations


Cupply Valtage

The part number ending with an even number (e.g., LM5520) designates a tighter guaranteed input threshold uncertainty than the subsequent odd number ending (e.g., LM5521). The remaining specifications for the two are identical. All devices meet or exceed the specifications for the corresponding device (where applicable) in the SN5520/SN7520 series and are pin-for-pin replacements.

#### absolute maximum ratings

Supply voltage	∸/ V
Differential or Reference Input	
Voltage	±5V
Logic Input Voltage	+5.5V
Operating Temperature Range	
LM55XX	-55°C to +125°C
LM75XX	$0^{\circ}$ C to +70 $^{\circ}$ C
Storage Temperature Range	-65°C to +150°C

#### typical application



**Expanded Small Memory System** 

+71/

#### LM5520/LM7520 and LM5521/LM7521 electrical characteristics

LM5520/LM5521: The following apply for  $-55^{\circ}C \le T_{A} \le 125^{\circ}C$ ,  $V^{+} = 5V \pm 5\%$ ,  $V^{-} = -5V \pm 5\%$ . (Note 1)

	MIN	ТҮР					TE	ST CONDI	TIONS (EA	CH AMPLIFIE	R)	
PARAMETER			MAX	UNIT	DIFF.	REF.	STROBE	GATE Q INPUT	GATE Q INPUT	LOGIC OUTPUT (NOTE 3)	SUPPLY VOLT	COMMENTS
Differential leave	10(8)	15		mV	±V <sub>TH</sub>	15 mV	+5V	+5V		+16 mA(Q)	±5∨ ±5%	Logic Output < 0.4
Differential Input Threshold Voltage	l	15	20(22)	m∨	±V <sub>TH</sub>	15 mV	+5V	+5∨	ļ	-400 µA(Q)	±5∨ ±5%	Logic Output >2.4
_	35(33)	40		mV	±V <sub>TH</sub>	40 mV	+5∨	+5∨		+16 mA(Q)	±5V ±5%	Logic Output < 0.4
(V <sub>TH</sub> ) (Note 2)		40	45(47)	m∨	±V <sub>TH</sub>	40 m V	+5∨	+5∨		-400 µA(Q)	±5V ±5%	Logic Output >2.4
Differential & Reference Input Bias Current		30	100	μА	0 <b>V</b>	٥٧	+5 25V	+5.25V	+5.25V		±5.25∨	
LM7520/LM752	1: The	follo	wing ap	ply fo	r 0°C	$\leq$ T <sub>A</sub> $\leq$	≤ 70°C,	v <sup>+</sup> = 5v	±5%, V	-= -5V ±	5%	
Differential Input	11(8)	15		mV	±V <sub>TH</sub>	15 mV	+5V	+5V		+16 mA(Q)	±5V ±5%	Logic Output < 0.4
Threshold Voltage		15	19(22)	m∨	±V⊤∺	15 mV	+5∨	+5V		-400 µA(Q)	±5V ±5%	Logic Output >2.4
(V <sub>TH</sub> ) (Note 4)	36(33)			m∨	±V <sub>TH</sub>	40 mV	+5V	+5∨		+16 mA(Q)	±5V ±5%	Logic Output <0.4
( TIM) (NOTE 4)		40	44(47)	m۷	±V <sub>TH</sub>	40 mV	+5V	+5∨		-400 µA(Q)	±5∨ ±5%	Logic Output >2.4
Differential & Reference Input Bias Current		30	75	μА	0∨	0V	+5.25V	+5.25V	+5.25V		±5.25V	
Differential Input Offset Current		0.5		μА	0V	0∨	+5.25V	+5.25V	+5.25V		±5.25V	
				'					1			
Logic "1" Input Voltage (Strobes)	2			l $_{ m v}$	40 mV	20 mV	+2V	+4.75V	Ì	-400 µA(Q)	±4.75V	Logic Output >2.4
(Gate Q)	2			l v	40 mV	20 mV	0V	+4.75V +2V	}	+16 mA(Q)	±4.75V	Logic Output >2.
(Gate Q)	2	]		l v	40 mV	20 mV	l ov	0V	+2V	+16 mA(Q)	±4.75V	Logic Output <0.
	-			1					-			
Logic "0" Input Voltage (Strobes)			0.8	V	40 mV	20 mV	+0.8V	+4.75V		116 - 10	A4 751/	
(Gate Q)	ŀ	1	0.8	ľ	40 mV	20 mV	00.80	+4.75V	ł	+16 mA(Q) -400 µA(Q)	±4.75V	Logic Output <0.  Logic Output >2.
(Gate Q)			0.8	ľ	40 mV	20 mV	0 V	00.8	+0.8∨	-400 μA(Q)	±4.75V	Logic Output >2.
	]			1				1		-400 μΑ(α)		
Logic "0" Input Current		-1	-1.6	mA	40 mV	20 m∨	+0.4V	+0.4V	+0.4V		±5.25V	Each Input
Logic "1" Input Current	1	5	40	μΑ	0٧	20 mV	+2.4V	+5.25∨	+2.4V		±5,25∨	Each Input
(Strobe & Gate Q)		.02	1	mΑ	0٧	20 mV	+5.25V	+5.25V	+5.25V		±5.25∨	Each Input
(Gate Q)		5	40	μΑ	40 mV	20 mV	+5.25V	+2.4V			±5.25V	
	1	.02	ī	mA	40 mV	20 m∨	+5.25V	+5.25∨	]		±5.25∨	
Logic "1" Output Voltage												
(Strobe)	2.4	3.9		٧	40 mV	20 mV	+2.0V	+5.25V	1	-400 μA(Q)	±4.75V	
(Gate Q)	2.4	3.9		V	40 mV	20 mV	0V	+0.8V		-400 μA(Q)	±4.75V	}
(Gate Q)	2.4	3.9		\ \ \	40 mV	20 mV	+4.75∨	0∨	+0.8∨	-400 μA(Q)	±4.75∨	
Logic "0" Output Voltage	1								1			
(Strobe)		0.25	0.40	\ \cdot \	40 mV	20 mV	+0.8V	+4.75V		+16 mA(Q)	±4.75V	
(Gate Q) (Gate Q)	1	0.25	0.40 0.40	V	0V 0V	20 mV 20 mV	0V 0V	+2V 0V	+2V	+ 16 mA(Q) + 16 mA(Q)	±4.75V ±4.75V	
	1	0.25	0.40	"	"	20 mV	00	""	***	TIO MA(U)	±4./5V	
Q Output Short Circuit Current	-3	-4	-5	mA	0∨	20 mV	ov	ov		0 V(Q)	±5.25V	
Q Output Short Circuit Current	-2.1	-2.8	-3.5	mA	0V	20 mV	ov	ov	ov	0 V(Q)	±5.25∨	
V+ Supply Current		21	35	mA	0V	20 mV	ov	ov	0V		±5.25∨	}
V- Supply Current		-13	-18	mA	٥٧	20 mV	ov	ov	ov		±5.25V	
• • • •	I	1		1	1	l	1	1	I ''	I		l

Note 1: For  $0^{\circ}C \leq T_A \leq 70^{\circ}C$  operation, electrical characteristics for LM5520 and LM5521 are guaranteed the same as LM7520 and LM7521, respectively.

Note 2: Limits in parentheses pertain to LM5521, other limits pertain to LM5520.

Note 3: Q or  $\overline{Q}$  in parentheses indicate Q or  $\overline{Q}$  logic output, respectively

Note 4: Limits in parentheses pertain to LM7521, other limits pertain to LM7520.

Note 5: Positive current is defined as current into the referenced pin.

Note 6: Pin 1 to have  $\geq$ 100 pF capacitor connected to ground.


# LM5520/LM7520 and LM5521/LM7521 electrical characteristics

LM5520/LM5521 and LM7520/LM7521: The following apply for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = -5V$ 


PARAMETER		ТҮР	MAX	UNIT		TEST CONDITIONS					
	MIN				DIFF.	REF. INPUT	STROBE AND GATE INPUTS	Q LOGIC OUTPUT	AC TEST CIRCUIT		
AC Common-Mode Input Firing Voltage	- 1	±2.5		v	PULSE	20 mV	+5V	SCOPE			
Propagation Delays											
Differential Input to Logical "1" Q Output		20	40	ns	1	20 mV			1		
Differential Input to Logical "0" Q Output		28		ns		20 mV			1		
Differential Input to Logical "1" Q Output	1	36		ns	}	20 mV			1		
Differential Input to Logical ''0'' Q Output		28	55	ns		20 mV			1		
Strobe Input to Logical "1" Q Output		10	30	ns		20 mV	i		1		
Strobe Input to Logical ''0'' Q Output		20		ns		20 mV			1		
Strobe Input to Logical ''1'' Q Output		33	İ	ns	1	20 mV			1		
Strobe Input to Logical "O" Q Output		16	55	ns		20 mV			1		
Gate Q Input to Logical ''1'' Q Output		12	20	ns		20 mV			2		
Gate Q Input to Logical "O" Q Output		6		ns	ļ	20 mV			2		
Gate Q Input to Logical ''1'' Q Output		17		ns		20 mV			2		
Gate Q Input to Logical ''0'' Q Output		19	30	ns		20 mV			2		
Gate Q Input to Logical "1" Q Output		12		ns		20 mV	ı		2		
Gate Q Input to Logical "0" Q Output		6	20	ns		20 mV			2		
Diff, Input Overload Recovery Time		10		ns							
Common-Mode Input Overload Recovery Time		5		ns							
Min. Cycle Time		200	İ	ns							

# LM5520/LM7520 and LM5521/LM7521


# schematic diagram




# connection diagram



## LM5520/LM7520 and LM5521/LM7521 AC test circuit (1)



#### voltage waveforms (1)



Polite genesser chescoloristics:

Zour 50/2 t, = t - 15 - 5 n. PAR = 1 MN
Propagation chiefer

A = Differential input to logical "1" cutsput 0

C = Differential input to logical "1" cutsput 0

C = Differential input to logical "1" cutsput 0

C = Differential input to logical "1" cutsput 0

Differential input to logical "1" cutsput 0

F = Strobe input to logical "0" cutsput 0

F = Strobe input to logical "0" cutsput 0

M = Strobe input to logical "0" cutsput 0

M = Strobe input to logical "1" cutsput 0

### AC test circuit (2)

# voltage waveforms (2)

