



LM607/LM607A/LM607B Precision Operational Amplifier

General Description

The LM607 series of precision operational amplifiers are trimmed at wafer sort to extremely low values of offset voltage. Advanced circuit design and testing techniques allow guaranteed drift specifications as low as $0.3 \mu\text{V}/^\circ\text{C}$ with offsets as low as $25 \mu\text{V}$.

Other input parameters are equally impressive. The typical open loop voltage gain of 5 Million yields extremely low error in high-gain applications. CMRR and PSRR are typically 140 dB.


Using Super-Beta transistors in the front end enables the LM607 to operate at high input stage current while maintaining low values of input bias current (1 nA typ.) This gives the part its low input voltage noise: $6.5 \text{ nV}/\sqrt{\text{Hz}}$.

High operating currents also help give the LM607 its high gain-bandwidth product of 1.8 MHz and slew rate of $0.7\text{V}/\mu\text{s}$. Despite its higher speed, the LM607 draws less supply current than OP-07 types: only 1 mA at $\pm 15\text{V}$ supplies.


Features

- Low V_{OS} LM607A: $25 \mu\text{V}$ max
- Low drift LM607A: $0.3 \mu\text{V}/^\circ\text{C}$ max
- Drift 100% tested: A and B grades
- High gain LM607A: 5 million min
- High CMRR LM607A: 124 dB min
- High PSRR LM607A: 120 dB min
- Low noise LM607A: $6.5 \text{ nV}/\sqrt{\text{Hz}}$ @ 1 kHz
 $9 \text{ nV}/\sqrt{\text{Hz}}$ @ 10 Hz
- High speed 1.8 MHz gain-bandwidth
 $0.7\text{V}/\mu\text{s}$ slew rate
- Low supply current 1 mA
- Wide input common mode $\pm 13\text{V}$
- Wide supply range $\pm 3\text{V}$ to $\pm 18\text{V}$
- Overcompensation Allows driving high C_L

Typical Performance Characteristics



TL/H/8787-1



TL/H/8787-2

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Differential Input Overdrive Current (Note 7)	± 25 mA
Supply Voltage	44V
Input Voltage	Supply Voltage
Output Short Circuit to Gnd	Continuous
Power Dissipation	500 mW

Storage Temperature Range	– 65°C to 150°C
Operating Junction Temperature Range (Note 9)	
LM607AM/LM607BM	– 55°C to 125°C
LM607C/LM607AC/LM607BC	0°C to 70°C
Lead Temperature (Soldering, 10 sec.)	260°C
ESD Tolerance $C_{ZAP} = 100$ pF	2000V
$R_{ZAP} = 1.5$ k Ω	

Electrical Characteristics (Note 1)

Parameter	Conditions	Typ	LM607AM		LM607BM		Units
			Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Input Offset Voltage	(Note 2)	15	25 80		60 120		μ V Max
Input Offset Voltage Drift	(Note 3)	0.2	0.3		0.6		μ V/°C Max
Input Offset Voltage Long Term Stability	(Note 4)	0.2					μ V/mo Max
Input Bias Current		1	2 4		3 6		nA Max
Input Offset Current		0.5	2 4		2.8 5.6		nA Max
Input Noise Voltage	0.1 to 10 Hz	0.2		0.5		0.5	μ V p-p Max
Input Noise Voltage Density	f = 10 Hz	9		18		18	nV/ $\sqrt{\text{Hz}}$ Max
	f = 100 Hz	7		10		10	
	f = 1 kHz	6.5		8		8	
Input Noise Current	0.1 to 10 Hz	14					pA p-p Max
Input Noise Current Density	f = 10 Hz	0.32					pA/ $\sqrt{\text{Hz}}$ Max
	f = 100 Hz	0.14					
	f = 1 kHz	0.12					
Input Resistance	Differential Mode	2					M Ω G Ω
	Common Mode	100					
Input Voltage Range		± 13.5	± 13 ± 12.5		± 13 ± 12.5		V Min
Common-Mode Rejection Ratio	$V_{CM} = \pm 13V$	140	124 120		116 112		dB Min
	$V_{CM} = \pm 12.5V$						
Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	140	120 117		114 112		dB Min
	(Note 8)						
Large-Signal Voltage Gain	$V_O = \pm 10V$						V/mV Min
	$R_L \geq 2$ k Ω	10000	5000 2000		2000 1500		
	$R_L \geq 1$ k Ω	5000	1500		1000		

Electrical Characteristics (Note 1) (Continued)

Parameter	Conditions	Typ	LM607AM		LM607BM		Units
			Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Output Voltage Swing	$R_L \geq 2 \text{ k}\Omega$ $R_L \geq 1 \text{ k}\Omega$	± 13.8	± 13 $\pm \mathbf{12.5}$ ± 12.5		± 13 $\pm \mathbf{12.5}$ ± 12.5		V Min
Slew Rate		0.7		0.4		0.4	V/ μ s Min
Gain-Bandwidth Product	$f = 100 \text{ kHz}$	1.8		1.0		1.0	MHz Min
Open-Loop Output Resistance		50					Ω
Supply Current		1	1.5 2.0		1.5 2.0		mA Max
Offset Adjust Range		1.5					mV

Electrical Characteristics (Note 1)

Parameter	Conditions	Typ	LM607AC		LM607BC		LM607C		Units
			Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Input Offset Voltage	(Note 2)	15	25 40		60 90		150	250	μ V Max
Input Offset Voltage Drift	(Note 3)	0.2	0.3		0.6			2.5	μ V/ $^{\circ}$ C Max
Input Offset Voltage Long Term Stability	(Note 4)	0.2							μ V/mo Max
Input Bias Current		1	2	4	3	6	10	14	nA Max
Input Offset Current		0.5	2	4	2.8	5.6	6	10	nA Max
Input Noise Voltage	0.1 to 10 Hz	0.2		0.5		0.5		0.5	μ V p-p Max
Input Voltage Noise Density	$f = 10 \text{ Hz}$	9		18		18		20	nV/ $\sqrt{\text{Hz}}$ Max
	$f = 100 \text{ Hz}$	7		10		10		13.5	
	$f = 1 \text{ kHz}$	6.5		8		8		11.5	
Input Noise Current	0.1 to 10 Hz	14							pA p-p Max
Input Noise Current Density	$f = 10 \text{ Hz}$	0.32							pA/ $\sqrt{\text{Hz}}$ Max
	$f = 100 \text{ Hz}$	0.14							
	$f = 1 \text{ kHz}$	0.12							
Input Resistance	Differential Mode	2							M Ω G Ω
	Common Mode	100							
Input Voltage Range		± 13.5	± 13	$\pm \mathbf{12.5}$	± 13	$\pm \mathbf{12.5}$	± 13	$\pm \mathbf{12.5}$	V Min
Common-Mode Rejection Ratio	$V_{CM} = \pm 13\text{V}$ $V_{CM} = \pm \mathbf{12.5 V}$	140	124	120	116	112	110	108	dB Min
Power Supply Rejection Ratio	$V_S = \pm 3\text{V to } \pm 18\text{V}$ (Note 8)	140	120	117	114	112	110	108	dB Min

Electrical Characteristics (Note 1) (Continued)

Parameter	Conditions	Typ	LM607AC		LM607BC		LM607C		Units
			Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Large-Signal Voltage Gain	$V_O = \pm 10V$ $R_L \geq 2\text{ k}\Omega$ $R_L \geq 1\text{ k}\Omega$	10000 5000	5000 1500	2000	2000 1000	1500	1500 1000	1000	V/mV Min
Output Voltage Swing	$R_L \geq 2\text{ k}\Omega$ $R_L \geq 1\text{ k}\Omega$	± 13.8	± 13 ± 12.5	± 12.5	± 13 ± 12.5	± 12.5	± 12.5 ± 12	± 12	V Min
Slew Rate		0.7		0.4		0.4		0.4	V/ μ s Min
Gain-Bandwidth Product	$f = 100\text{ kHz}$	1.8		1.0		1.0		1.0	MHz Min
Open-Loop Output Resistance		50							Ω
Supply Current		1	1.5	2.0	1.5	2.0	1.8	2.2	mA Max
Offset Adjust Range		1.5							mV

Note 1: All limits guaranteed for $T_J = 25^\circ\text{C}$, $V_{CM} = 0$, $V_O = 0$ and $\pm 15V$ supplies unless otherwise specified. **Boldface limits apply at temperature extremes.**

Note 2: Input offset voltage for A and B grades is tested and guaranteed with the device fully warmed up. See Figure 1 in the Application Hints for test circuit. Warmup drift is typically $3\text{ }\mu\text{V}$ settling out in 5 minutes. The LM607C offset voltage is measured by automated test equipment within 200 ms of applying power.

Note 3: Input offset voltage drift is defined as $[V_{OS}(70^\circ\text{C}) - V_{OS}(-5^\circ\text{C})]/75^\circ\text{C}$ for the commercial temperature range. For the military temperature range, the input offset voltage drift is measured from room temperature to both extremes: both $[V_{OS}(25^\circ\text{C}) - V_{OS}(-55^\circ\text{C})]/80^\circ\text{C}$ and $[V_{OS}(125^\circ\text{C}) - V_{OS}(25^\circ\text{C})]/100^\circ\text{C}$.

Note 4: Input offset voltage long term stability refers to the average trend line of V_{OS} vs. time over extended periods of time after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 days are typically $2\text{ }\mu\text{V}$.

Note 5: Guaranteed and 100% production tested.

Note 6: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 7: Inputs are protected by back-to-back diodes to prevent zener breakdown of the input transistors. Series limiting resistors have not been included since they degrade noise performance. Excessive current may flow if a differential voltage in excess of $0.7V$ is applied.

Note 8: Power Supply Rejection Ratio is tested by moving both power supplies together from their minimum to maximum values.

Note 9: Typical thermal resistance of the molded package is 95°C/W junction-to-ambient. Typical thermal resistance of the metal can package is 150°C/W junction-to-ambient and 17°C/W junction-to-case.

Application Hints


OFFSET VOLTAGE

Offset voltage of the LM607 is internally trimmed to a very low value. The data sheet V_{OS} specification applies at $T_J = 25^\circ\text{C}$, $V_{CM} = 0$ and $\pm 15V$ supplies. For other conditions, temperature drift, common-mode rejection and power-supply rejection errors must be taken into account.

Although the LM607C is specified as $T_J = 25^\circ\text{C}$, the $3\text{ }\mu\text{V}$ typical warmup drift is a small fraction of its $100\text{ }\mu\text{V}$ max offset. For the $25\text{ }\mu\text{V}$ LM607A and $50\text{ }\mu\text{V}$ LM607B grades, the offset voltage is measured fully warmed up with the circuit of Figure 1 approximately 5 minutes after applying power.

To measure V_{OS} with high accuracy, gain must be taken right at the device as shown, otherwise the offset voltage would get swamped out by noise and thermoelectric voltages. Thermocouples occur in the devices, the IC socket and the resistor across the device inputs (R2), all of which must be held isothermal. Usually best results are obtained by placing the circuit in a box or chamber to minimized air-

flow and employing a long thermal soak time. R2 should be mounted symmetrically with respect to potential thermal gradients: e.g. *not* perpendicular to the board but instead parallel to the board and the device socket. In addition, R2 should have low thermal emf. Cermet or nichrome metal film types are acceptable; avoid tin-oxide resistors.



TL/H/8787-3

FIGURE 1. Offset Voltage Test Circuit

OFFSET NULLING

This is usually not required on the LM607 family since its offset voltage is internally trimmed. An offset adjust range of

Application Hints (Continued)





FIGURE 6. 0.1 to 10 Hz Noise Test Circuit

Input Overdrive


The LM607's input-protection diodes prevent zener breakdown of the input transistors and the ensuing degradation of input DC parameters. Current limiting resistors have not been included as they would degrade input noise voltage. Input current should be limited to ± 25 mA to avoid potential damage to the IC metallization.

In voltage follower applications, large input voltage steps may be coupled directly to the op amp's output via the protection diodes. If the input and feedback resistances are low in value, the output stage may be driven temporarily into current limit. The resulting output waveform exhibits an initial fast step when the diodes are conducting followed by a slight glitch as the amplifier comes out of current limit before true slewing is observed. For best results, use input and feedback resistors of 2 kΩ each in parallel with 30 pF capacitors. The capacitors eliminate input and feedback poles which respectively cause signal rolloff and instabilities.

Typical Performance Characteristics




Top Views



TL/H/8787-10

Cerdip and Molded DIP



TL/H/8787-11

TO-99 Can

Order Information

Package	Temperature Range		NSC Drawing
	Military	Commercial	
TO-99	LM607AMH LM607BMH	LM607ACH LM607BCH LM607CH	H08C
8-Pin Cerdip	LM607AMJ LM607BMJ	LM607ACJ LM607CJ LM607CJ	J08A
8-Pin Molded DIP		LM607ACN LM607BCN LM607CN	N08E
8-Pin SO		LM607CM	M08A