

## LM6181 100 mA, 100 MHz Current Feedback Amplifier

Check for Samples: LM6181

#### **FEATURES**

(Typical unless otherwise noted)

• Slew rate: 2000 V/μs

Settling time (0.1%): 50 ns

Characterized for supply ranges: ±5V and

 Low differential gain and phase error: 0.05%, 0.04°

High output drive: ±10V into 100Ω
 Guaranteed bandwidth and slew rate

 Improved performance over EL2020, OP160, AD844, LT1223 and HA5004

#### **APPLICATIONS**

- Coax cable driver
- Video amplifier
- Flash ADC buffer
- · High frequency filter
- · Scanner and Imaging systems

#### DESCRIPTION

The LM6181 current-feedback amplifier offers an unparalleled combination of bandwidth, slew-rate, and output current. The amplifier can directly drive up to 100 pF capacitive loads without oscillating and a 10V signal into a  $50\Omega$  or  $75\Omega$  back-terminated coax cable system over the full industrial temperature range. This represents a radical enhancement in output drive capability for an 8-pin DIP high-speed amplifier making it ideal for video applications.

Built on National's advanced high-speed VIP<sup>TM</sup> II (Vertically Integrated PNP) process, the LM6181 employs current-feedback providing bandwidth that does not vary dramatically with gain; 100 MHz at  $A_V = -1$ , 60 MHz at  $A_V = -1$ 0. With a slew rate of 2000V/ $\mu$ s, 2nd harmonic distortion of -50 dBc at 10 MHz and settling time of 50 ns (0.1%) the LM6181 dynamic performance makes it ideal for data acquisition, high speed ATE, and precision pulse amplifier applications.

#### **Typical Application**




Figure 1. Cable Driver


M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VIP is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





TIME (50ns/div)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings (1)

- 10 - 0 - 10 - 10 - 10 - 10 - 10 - 10	
Supply Voltage	±18V
Differential Input Voltage	±6V
Input Voltage	±Supply Voltage
Inverting Input Current	15 mA
Soldering Information	
Dual-In-Line Package (N)	
Soldering (10 sec)	260°C
Small Outline Package (M)	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
Output Short Circuit	(2)
Storage Temperature Range	-65°C ≤ T <sub>J</sub> ≤ +150°C
Maximum Junction Temperature	150°C
ESD Rating (3)	±3000V
	•

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions the device is intended to be functional, but device parameter specifications may not be guaranteed under these conditions. For guaranteed specifications and test conditions, see the Electrical Characteristics.
- (2) Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±130 mA over a long term basis may adversely affect reliability.
- (3) Human body model 100 pF and 1.5 kΩ.

Submit Documentation Feedback

Copyright © 2004, Texas Instruments Incorporated



www.ti.com

**Operating Ratings** 

	=1/. 001/
Supply Voltage Range	7V to 32V
Junction Temperature Range (1)	
LM6181AM	-55°C ≤ T <sub>J</sub> ≤ +125°C
LM6181AI, LM6181I	-40°C ≤ T <sub>J</sub> ≤ +85°C
Thermal Resistance ( $\theta_{JA}$ , $\theta_{JC}$ )	
8-pin DIP (N)	102°C/W, 42°C/W
8-pin SO (M-8)	153°C/W, 42°C/W
16-pin SO (M)	70°C/W, 38°C/W

<sup>(1)</sup> The typical junction-to-ambient thermal resistance of the molded plastic DIP(N) package soldered directly into a PC board is 102°C/W. The junction-to-ambient thermal resistance of the S.O. surface mount (M) package mounted flush to the PC board is 70°C/W when pins 1, 4, 8, 9 and 16 are soldered to a total 2 in² 1 oz. copper trace. The 16-pin S.O. (M) package must have pin 4 and at least one of pins 1, 8, 9, or 16 connected to V<sup>-</sup> for proper operation. The typical junction-to-ambient thermal resistance of the S.O. (M-8) package soldered directly into a PC board is 153°C/W.

Product Folder Links: LM6181



## ±15V DC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 15$ V, R<sub>F</sub> =  $820\Omega$ , and R<sub>L</sub> = 1 k $\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits T<sub>J</sub> = 25°C.

Symb	Parameter	Conditions	LM618	1AM	LM618	B1AI	LM61	81I	Units
ol			Typical	Limit	Typical	Limit	Typical	Limit	
			(1)	(2)	(1)	(2)	(1)	(2)	
Vos	Input Offset Voltage		2.0	3.0	2.0	3.0	3.5	5.0	mV
				4.0		3.5		5.5	max
TC V <sub>OS</sub>	Input Offset Voltage Drift		5.0		5.0		5.0		μV/°C
I <sub>B</sub>	Inverting Input Bias Current		2.0	5.0	2.0	5.0	5.0	10	μA
				12.0		12.0		17.0	max
	Non-Inverting Input Bias Current		0.5	1.5	0.5	1.5	2.0	3.0	
				3.0		3.0		5.0	
TC I <sub>B</sub>	Inverting Input Bias Current Drift		30		30		30		nA/°C
	Non-Inverting Input Bias		10		10		10		
	Current Drift								
I <sub>B</sub>	Inverting Input Bias Current	$V_S = \pm 4.5 V, \pm 16 V$	0.3	0.5	0.3	0.5	0.3	0.75	μA/V
PSR	Power Supply Rejection			3.0		3.0		4.5	max
	Non-Inverting Input Bias Current	$V_S = \pm 4.5 V, \pm 16 V$	0.05	0.5	0.05	0.5	0.05	0.5	
	Power Supply Rejection			1.5		1.5		3.0	
I <sub>B</sub>	Inverting Input Bias Current	-10V ≤ V <sub>CM</sub> ≤ +10V	0.3	0.5	0.3	0.5	0.3	0.75	
CMR	Common Mode Rejection			0.75		0.75		1.0	
	Non-Inverting Input Bias Current	-10V ≤ V <sub>CM</sub> ≤ +10V	0.1	0.5	0.1	0.5	0.1	0.5	
	Common Mode Rejection			0.5		0.5		0.5	
CMRR	Common Mode Rejection Ratio	-10V ≤ V <sub>CM</sub> ≤ +10V	60	50	60	50	60	50	dB
				50		50		50	min
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5V, \pm 16V$	80	70	80	70	80	70	dB
				70		70		65	min
Ro	Output Resistance	$A_V = -1$ , $f = 300 \text{ kHz}$	0.2		0.2		0.2		Ω
R <sub>IN</sub>	Non-Inverting Input Resistance		10		10		10		ΜΩ
									min
Vo	Output Voltage Swing	$R_L = 1 k\Omega$	12	11	12	11	12	11	V
				11		11		11	min
		$R_L = 100\Omega$	11	10	11	10	11	10	
				7.5		8.0		8.0	
I <sub>SC</sub>	Output Short Circuit Current		130	100	130	100	130	100	mA
				75		85		85	min
Z <sub>T</sub>	Transimpedance	$R_L = 1 k\Omega$	1.8	1.0	1.8	1.0	1.8	0.8	
				0.5		0.5		0.4	ΜΩ
		$R_L = 100\Omega$	1.4	0.8	1.4	0.8	1.4	0.7	min
				0.4		0.4		0.35	
I <sub>S</sub>	Supply Current	No Load, V <sub>O</sub> = 0V	7.5	10	7.5	10	7.5	10	mA
-				10		10		10	max
V <sub>CM</sub>	Input Common Mode		V <sup>+</sup> - 1.7V		V <sup>+</sup> - 1.7V		V <sup>+</sup> - 1.7V		V
	Voltage Range		V <sup>-</sup> + 1.7V		V <sup>-</sup> + 1.7V		V <sup>-</sup> + 1.7V		

<sup>(1)</sup> Typical values represent the most likely parametric norm.

Submit Documentation Feedback

Copyright © 2004, Texas Instruments Incorporated

<sup>(2)</sup> All limits guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).



### ±15V AC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 15$ V,  $R_F = 820\Omega$ ,  $R_L = 1$  k $\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25$ °C.

Symb	Parameter	Conditions	LM61	81AM	LM61	81AI	LM6	181I	Units	
ol			Typical	Limit	Typical	Limit	Typical	Limit		
			(1)	(2)	(1)	(2)	(1)	(2)		
BW	Closed Loop Bandwidth	A <sub>V</sub> = +2	100		100		100		MHz	
	-3 dB	A <sub>V</sub> = +10	80		80		80		min	
		A <sub>V</sub> = −1	100	80	100	80	100	80		
		A <sub>V</sub> = −10	60		60		60			
PBW	Power Bandwidth	$A_V = -1$ , $V_O = 5 V_{PP}$	60		60		60			
SR	Slew Rate	Overdriven	2000		2000		2000		V/µs	
		$A_V = -1$ , $V_O = \pm 10V$ ,	1400	1000	1400	1000	1400	1000	min	
		$R_L = 150\Omega^{(3)}$								
t <sub>s</sub>	Settling Time (0.1%)	$A_V = -1, V_O = \pm 5V$	50		50		50		ns	
		$R_L = 150\Omega$								
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time	$V_O = 1 V_{PP}$	5		5		5			
t <sub>p</sub>	Propagation Delay Time	$V_O = 1 V_{PP}$	6		6		6			
i <sub>n(+)</sub>	Non-Inverting Input Noise	f = 1 kHz	3		3		3		pA/√ <del>Hz</del>	
	Current Density								(1)	
i <sub>n(-)</sub>	Inverting Input Noise	f = 1 kHz	16		16		16		pA/√Hz	
	Current Density								(2)	
e <sub>n</sub>	Input Noise Voltage	f = 1 kHz	4		4		4		nV/√Hz	
	Density								(3)	
	Second Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-50		-50		-50		dBc	
	Third Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-55		-55		-50			
	Differential Gain	$R_L = 150\Omega$								
		A <sub>V</sub> = +2	0.05		0.05		0.05		%	
		NTSC								
	Differential Phase	$R_L = 150\Omega$								
		A <sub>V</sub> = +2	0.04		0.04		0.04	_	Deg	
-		NTSC								

Product Folder Links: LM6181

Typical values represent the most likely parametric norm.

All limits guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).

Measured from +25% to +75% of output waveform.



### ±5V DC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 5$ V,  $R_F = 820\Omega$ , and  $R_L = 1$  k $\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25^{\circ}$ C.

Symb	Parameter	Conditions	LM61	B1AM	LM61	81AI	LM6	181I	Units
ol			Typical	Limit	Typical	Limit	Typical	Limit	
			(1)	(2)	(1)	(2)	(1)	(2)	
Vos	Input Offset Voltage		1.0	2.0	1.0	2.0	1.0	3.0	mV
				3.0		2.5		3.5	max
TC V <sub>OS</sub>	Input Offset Voltage Drift		2.5		2.5		2.5		μV/°C
I <sub>B</sub>	Inverting Input		5.0	10	5.0	10	5.0	17.5	μΑ
	Bias Current			22		22		27.0	max
	Non-Inverting Input		0.25	1.5	0.25	1.5	0.25	3.0	
	Bias Current			1.5		1.5		5.0	
TC I <sub>B</sub>	Inverting Input Bias		50		50		50		nA/°C
	Current Drift								
	Non-Inverting Input		3.0		3.0		3.0		
	Bias Current Drift								
I <sub>B</sub>	Inverting Input Bias Current	$V_S = \pm 4.0V, \pm 6.0V$	0.3	0.5	0.3	0.5	0.3	1.0	μA/V
PSR	Power Supply Rejection			0.5		0.5		1.0	max
	Non-Inverting Input	$V_S = \pm 4.0V, \pm 6.0V$	0.05	0.5	0.05	0.5	0.05	0.5	
	Bias Current								
	Power Supply Rejection			0.5		0.5		0.5	
I <sub>B</sub>	Inverting Input Bias Current	$-2.5V \le V_{CM} \le +2.5V$	0.3	0.5	0.3	0.5	0.3	1.0	
CMR	Common Mode Rejection			1.0		1.0		1.5	
	Non-Inverting Input	$-2.5V \le V_{CM} \le +2.5V$	0.12	0.5	0.12	0.5	0.12	0.5	
	Bias Current								
	Common Mode Rejection			1.0		0.5		0.5	
CMRR	Common Mode	$-2.5V \le V_{CM} \le +2.5V$	57	50	57	50	57	50	dB
	Rejection Ratio			47		47		47	min
PSRR	Power Supply	$V_S = \pm 4.0V, \pm 6.0V$	80	70	80	70	80	64	
	Rejection Ratio			70		70		64	
R <sub>O</sub>	Output Resistance	$A_V = -1$ , $f = 300 \text{ kHz}$	0.25		0.25		0.25		Ω
R <sub>IN</sub>	Non-Inverting		8		8		8		ΜΩ
	Input Resistance								min
Vo	Output Voltage Swing	$R_L = 1 k\Omega$	2.6	2.25	2.6	2.25	2.6	2.25	V
				2.2		2.25		2.25	min
		$R_L = 100\Omega$	2.2	2.0	2.2	2.0	2.2	2.0	
				2.0		2.0		2.0	
I <sub>SC</sub>	Output Short		100	75	100	75	100	75	mA
	Circuit Current			70		70		70	min
Z <sub>T</sub>	Transimpedance	$R_L = 1 k\Omega$	1.4	0.75	1.4	0.75	1.0	0.6	
				0.35		0.4		0.3	ΜΩ
		$R_L = 100\Omega$	1.0	0.5	1.0	0.5	1.0	0.4	min
				0.25		0.25		0.2	
Is	Supply Current	No Load, V <sub>O</sub> = 0V	6.5	8.5	6.5	8.5	6.5	8.5	mA
				8.5		8.5		8.5	max

<sup>(1)</sup> Typical values represent the most likely parametric norm.

<sup>(2)</sup> All limits guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).



## ±5V DC Electrical Characteristics (continued)

The following specifications apply for Supply Voltage =  $\pm 5$ V,  $R_F = 820\Omega$ , and  $R_L = 1$  k $\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25^{\circ}$ C.

Symb	Parameter	Conditions	LM61	LM6181AM		LM6181AI		LM6181I	
ol			Typical	Limit	Typical	Limit	Typical	Limit	
			(1)	(2)	(1)	(2)	(1)	(2)	
V <sub>CM</sub>	Input Common Mode		V <sup>+</sup> - 1.7V		V+ - 1.7V		V+ - 1.7V		V
	Voltage Range		V <sup>-</sup> + 1.7V		V <sup>-</sup> + 1.7V		V <sup>-</sup> + 1.7V		

Product Folder Links: LM6181



### ±5V AC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 5$ V,  $R_F = 820\Omega$ , and  $R_L = 1$  k $\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25^{\circ}$ C.

Symb	Parameter	Conditions	LM61	81AM	LM61	81AI	LM6	181I	Units	
ol			Typical	Limit	Typical	Limit	Typical	Limit		
			(1)	(2)	(1)	(2)	(1)	(2)		
BW	Closed Loop Bandwidth -3 dB	A <sub>V</sub> = +2	50		50		50		MHz	
		A <sub>V</sub> = +10	40		40		40		min	
		A <sub>V</sub> = −1	55	35	55	35	55	35		
		A <sub>V</sub> = −10	35		35		35			
PBW	Power Bandwidth	$A_V = -1$ , $V_O = 4 V_{PP}$	40		40		40		1	
SR	Slew Rate	$A_V = -1, V_O = \pm 2V,$	500	375	500	375	500	375	V/µs	
		$R_L = 150\Omega^{(3)}$							min	
t <sub>s</sub>	Settling Time (0.1%)	$A_V = -1$ , $V_O = \pm 2V$	50		50		50		ns	
		$R_L = 150\Omega$								
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time	$V_O = 1 V_{PP}$	8.5		8.5		8.5			
t <sub>p</sub>	Propagation Delay Time	$V_O = 1 V_{PP}$	8		8		8			
i <sub>n(+)</sub>	Non-Inverting Input Noise	f = 1 kHz	3		3		3		pA/√Hz	
	Current Density								(4)	
i <sub>n(-)</sub>	Inverting Input Noise	f = 1 kHz	16		16		16		pA/√Hz	
	Current Density								(5)	
e <sub>n</sub>	Input Noise Voltage Density	f = 1 kHz	4		4		4		nV/√Hz (6)	
	Second Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-45		-45		-45		dBc	
	Third Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-55		-55		-55			
	Differential Gain	$R_L = 150\Omega$								
		A <sub>V</sub> = +2	0.063		0.063		0.063		%	
		NTSC								
	Differential Phase	$R_L = 150\Omega$								
		A <sub>V</sub> = +2	0.16		0.16		0.16		Deg	
		NTSC								

<sup>(1)</sup> Typical values represent the most likely parametric norm.


<sup>(2)</sup> All limits guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).


<sup>(3)</sup> Measured from +25% to +75% of output waveform.



## **Typical Performance Characteristics**

T<sub>A</sub> = 25°C unless otherwise noted






1M

10M

100M




 $T_A = 25$ °C unless otherwise noted





**FREQUENCY RESPONSE**  $V_S = \pm 5V; A_V = +2;$  $R_f = 820\Omega$ INVERTING GAIN **FREQUENCY RESPONSE**  $V_S = \pm 5V$ ;  $A_V = -10$ ;  $R_f = 820\Omega$ **NON-INVERTING GAIN** FREQUENCY RESPONSE  $V_S = \pm 5V; A_V = +10;$  $R_f = 820\Omega$ BANDWIDTH R<sub>f</sub> & R<sub>S</sub> -1,  $R_L = 1 k\Omega$ 2.0





 $T_A = 25$ °C unless otherwise noted

















**TRANSIMPEDANCE** 











 $T_A = 25$ °C unless otherwise noted






















Submit Documentation Feedback


Copyright © 2004, Texas Instruments Incorporated




 $T_A = 25$ °C unless otherwise noted









-3 dB BANDWIDTH





-60 -40 -20 0 20 40 60 80 100 120 TEMPERATURE (°C)






TEMPERATURE (°C)









 $T_A = 25$ °C unless otherwise noted



-60 -40 -20 0 20 40 60 80 100 120

TEMPERATURE (°C)






-60 -40 -20 0 20 40 60 80 100 120



 $T_A = 25$ °C unless otherwise noted




**SMALL SIGNAL PULSE RESPONSE** 

VS TEMP.  $A_V = +2$  $= \pm 5V; R_L = 100Ω$ -60 -40 -20 0 20 40 60 80 100 120 TEMPERATURE (°C)


> **SMALL SIGNAL PULSE RESPONSE**

> > vs TEMP.  $A_V = -10$



**SMALL SIGNAL PULSE RESPONSE** 


> **TEMP**  $A_V = +2$



TEMPERATURE (°C) **SMALL SIGNAL PULSE** 

**RESPONSE** 


TEMP.



**SMALL SIGNAL PULSE RESPONSE** 


TEMP.

 $A_V = -10$ 






 $T_A = 25$ °C unless otherwise noted




#### **SMALL SIGNAL PULSE RESPONSE**

VS

TEMP.  $A_V = +10$ 






#### **SMALL SIGNAL PULSE RESPONSE**


vs

TEMP.

 $A_V = +10$ 




#### TEMPERATURE (°C) **OFFSET VOLTAGE** vs TEMPERATURE



#### **SMALL SIGNAL PULSE RESPONSE**

**TEMP** 


 $A_V = +10$ 




#### TEMPERATURE (°C) **SMALL SIGNAL PULSE RESPONSE**

VS TEMP






# **OFFSET VOLTAGE**





# **TRANSIMPEDANCE**







 $T_A = 25$ °C unless otherwise noted








# NON-INVERTING BIAS CURRENT



















 $T_A = 25$ °C unless otherwise noted








## **Typical Performance Characteristics**





 $^*\theta_{JA}$  = Thermal Resistance with 2 square inches of 1 ounce Copper tied to Pins 1, 8, 9 and 16.

Figure 2. N-Package





Figure 4. M-8 Package

Figure 3. M-Package





## **Typical Applications**

#### **CURRENT FEEDBACK TOPOLOGY**

For a conventional voltage feedback amplifier the resulting small-signal bandwidth is inversely proportional to the desired gain to a first order approximation based on the gain-bandwidth concept. In contrast, the current feedback amplifier topology, such as the LM6181, transcends this limitation to offer a signal bandwidth that is relatively independent of the closed-loop gain. Figure 6a and Figure 6b illustrate that for closed loop gains of -1 and -5 the resulting pulse fidelity suggests quite similar bandwidths for both configurations.






Figure 5. 1a




Figure 6. 1a, 1b: Variation of Closed Loop Gain from −1 to −5 Yields Similar Responses

The closed-loop bandwidth of the LM6181 depends on the feedback resistance,  $R_f$ . Therefore,  $R_S$  and not  $R_f$ , must be varied to adjust for the desired closed-loop gain as in Figure 7.

1b






Figure 7. R<sub>S</sub> Is Adjusted to Obtain the Desired Closed Loop Gain, A<sub>VCI</sub>


# POWER SUPPLY BYPASSING AND LAYOUT CONSIDERATIONS

A fundamental requirement for high-speed amplifier design is adequate bypassing of the power supply. It is critical to maintain a wideband low-impedance to ground at the amplifiers supply pins to insure the fidelity of high speed amplifier transient signals. 10  $\mu$ F tantalum and 0.1  $\mu$ F ceramic bypass capacitors are recommended for each supply pin. The bypass capacitors should be placed as close to the amplifier pins as possible (0.5" or less).

#### FEEDBACK RESISTOR SELECTION: Rf


Selecting the feedback resistor,  $R_f$ , is a dominant factor in compensating the LM6181. For general applications the LM6181 will maintain specified performance with an  $820\Omega$  feedback resistor. Although this value will provide good results for most applications, it may be advantageous to adjust this value slightly. Consider, for instance, the effect on pulse responses with two different configurations where both the closed-loop gains are 2 and the feedback resistors are  $820\Omega$  and  $1640\Omega$ , respectively. Figure 9a and Figure 9b illustrate the effect of increasing  $R_f$  while maintaining the same closed-loop gain—the amplifier bandwidth decreases. Accordingly, larger feedback resistors can be used to slow down the LM6181 (see -3 dB bandwidth vs  $R_f$ typical curves) and reduce overshoot in the time domain response. Conversely, smaller feedback resistance values than  $820\Omega$  can be used to compensate for the reduction of bandwidth at high closed loop gains, due to 2nd order effects. For example Figure 10 illustrates reducing  $R_f$  to  $500\Omega$  to establish the desired small signal response in an amplifier configured for a closed loop gain of 25.





TIME (20 ns/div)

Figure 8. 3a:  $R_f = 820\Omega$ 



3b:  $R_f = 1640\Omega$ 

Figure 9. Increasing Compensation with Increasing R<sub>f</sub>






Figure 10. Reducing  $R_f$  for Large Closed Loop Gains,  $R_f = 500\Omega$ 

#### **SLEW RATE CONSIDERATIONS**

The slew rate characteristics of current feedback amplifiers are different than traditional voltage feedback amplifiers. In voltage feedback amplifiers slew rate limiting or non-linear amplifier behavior is dominated by the finite availability of the 1st stage tail current charging the compensation capacitor. The slew rate of current feedback amplifiers, in contrast, is not constant. Transient current at the inverting input determines slew rate for both inverting and non-inverting gains. The non-inverting configuration slew rate is also determined by input stage limitations. Accordingly, variations of slew rates occur for different circuit topologies.

#### **DRIVING CAPACITIVE LOADS**

The LM6181 can drive significantly larger capacitive loads than many current feedback amplifiers. Although the LM6181 can directly drive as much as 100 pF without oscillating, the resulting response will be a function of the feedback resistor value. Figure 12 illustrates the small-signal pulse response of the LM6181 while driving a 50 pF load. Ringing persists for approximately 70 ns. To achieve pulse responses with less ringing either the feedback resistor can be increased (see typical curves Suggested  $R_{\rm f}$  and  $R_{\rm s}$  for  $C_{\rm L}$ ), or resistive isolation can be used (10 $\Omega$ –51 $\Omega$  typically works well). Either technique, however, results in lowering the system bandwidth.

Figure 14 illustrates the improvement obtained with using a  $47\Omega$  isolation resistor.





Figure 11. 5a





5b

Figure 12. A<sub>V</sub> = −1, LM6181 Can Directly Drive 50 pF of Load Capacitance with 70 ns of Ringing Resulting in Pulse Response




Figure 13. 6a







Figure 14. Resistive Isolation of C<sub>L</sub> Provides Higher Fidelity Pulse Response. Rf and  $R_S$  Could Be Increased to Maintain  $A_V = -1$ and Improve Pulse Response Characteristics.

#### CAPACITIVE FEEDBACK

For voltage feedback amplifiers it is guite common to place a small lead compensation capacitor in parallel with feedback resistance, R<sub>f</sub>. This compensation serves to reduce the amplifier's peaking in the frequency domain which equivalently tames the transient response. To limit the bandwidth of current feedback amplifiers, do not use a capacitor across R<sub>f</sub>. The dynamic impedance of capacitors in the feedback loop reduces the amplifier's stability. Instead, reduced peaking in the frequency response, and bandwidth limiting can be accomplished by adding an RC circuit, as illustrated in Figure 16b.




 $f - 3 dB = \frac{I}{2\pi RC}$ 

Figure 15. 7a

Product Folder Links: LM6181





TIME (50 ns/div)

7b

Figure 16. RC Limits Amplifier Bandwidth to 50 MHz, Eliminating Peaking in the Resulting Pulse Response

# Typical Performance Characteristics

#### **OVERDRIVE RECOVERY**

When the output or input voltage range of a high speed amplifier is exceeded, the amplifier must recover from an overdrive condition. The typical recovery times for open-loop, closed-loop, and input common-mode voltage range overdrive conditions are illustrated in Figure 18 Figure 20 Figure 21 respectively.

The open-loop circuit of Figure 17 generates an overdrive response by allowing the ±0.5V input to exceed the linear input range of the amplifier. Typical positive and negative overdrive recovery times shown in Figure 18 are 5 ns and 25 ns, respectively.




Figure 17.

Copyright © 2004, Texas Instruments Incorporated






Figure 18. Open-Loop Overdrive Recovery Time of 5 ns, and 25 ns from Test Circuit in Figure 17

The large closed-loop gain configuration in Figure 19 forces the amplifier output into overdrive. Figure 20 displays the typical 30 ns recovery time to a linear output value.




Figure 19.






Figure 20. Closed-Loop Overdrive Recovery Time of 30 ns from Exceeding Output Voltage Range from Circuit in Figure 19

The common-mode input of the circuit in Figure 19 is exceeded by a 5V pulse resulting in a typical recovery time of 310 ns shown in Figure 21. The LM6181 supply voltage is  $\pm$ 5V.

Copyright © 2004, Texas Instruments Incorporated






Figure 21. Exceptional Output Recovery from an Input that Exceeds the Common-Mode Range

## **Connection Diagrams**

(For Ordering Information See Back Page)

#### 8-Pin Dual-In-Line Package (N)/ Small Outline (M-8)





Figure 22. Order Number LM6181IN, LM6181AIN, LM6181AMN, LM6181AIM-8, LM6181IM-8 or LM6181AMJ/883
See NS Package Number J08A, M08A or N08E



### 16-Pin Small Outline Package (M)



\*Heat sinking pins (1)

Figure 23. Order Number LM6181IM or LM6181AIM See NS Package Number M16A

(1) The typical junction-to-ambient thermal resistance of the molded plastic DIP(N) package soldered directly into a PC board is 102°C/W. The junction-to-ambient thermal resistance of the S.O. surface mount (M) package mounted flush to the PC board is 70°C/W when pins 1, 4, 8, 9 and 16 are soldered to a total 2 in² 1 oz. copper trace. The 16-pin S.O. (M) package must have pin 4 and at least one of pins 1, 8, 9, or 16 connected to V⁻ for proper operation. The typical junction-to-ambient thermal resistance of the S.O. (M-8) package soldered directly into a PC board is 153°C/W.

Product Folder Links: LM6181

17-Nov-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	-		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
LM6181IM-8	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	
LM6181IM-8/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LM6181IMX-8/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LM6181IN	ACTIVE	PDIP	Р	8	40	TBD	CU SNPB	Level-1-NA-UNLIM	
LM6181IN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 17-Nov-2012

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM6181IMX-8/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 17-Nov-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM6181IMX-8/NOPB	SOIC	D	8	2500	349.0	337.0	45.0

# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>