

LM7000, 7000N

Direct PLL Frequency Synthesizer for Electronic Tuning


#### Features

- · The LM7000N is a modified version of the LM7000 whose phase comparator dead zone is changed.
- · High-speed programmable divider capable of direct dividing FM band VCO frequency.
- · Reference frequency (7 kinds): 100,50,25,10,9,5,1kHz
- · Output for band select (3 bits)
- · Clock output for controller (400kHz)
- · Time base output for clock (8Hz)
- · Data input : Serial input (CE,CL,DATA pins)
- On-chip IF count circuit:  $FM : \pm 10kHz$

MW, SW:  $\pm 3kHz$ LW:  $\pm 0.6kHz$ 


Αŀ	solute Maximum Ratings a	$t Ta = 25^{\circ}C, V$	$_{SS} = 0V$		unit
	Maximum Supply Voltage	V <sub>DD</sub> max	$V_{\mathrm{DD}}1,V_{\mathrm{DD}}2$	-0.3  to  +7.0	V
	Maximum Input Voltage	V <sub>IN1</sub> max	CE,CL,DATA,STRQ	-0.3  to  +7.0	V
		V <sub>IN2</sub> max	Input pins other than V <sub>IN</sub> 1	$-0.3$ to $V_{\rm DD} + 0.3$	v
	Maximum Output Voltage	V <sub>OUT1</sub> max	SYC,STOUT	-0.3  to  +7.0	v
	•	Vour2 max	BO1,BO2,BO3	-0.3  to  +13	V
		$V_{OUT3}$ max	Output pins other than VOUT1,2	$-0.3$ to $V_{\rm DD} + 0.3$	V
	Allowable Power Dissipation	Pd max	$Ta = 85^{\circ}C$	300	$\mathbf{m}\mathbf{W}$
	Operating Temperature	Topr		-40  to  +85	$^{\circ}\mathrm{C}$
	Storage Temperature	Tstg		-55  to  + 125	$^{\circ}\mathrm{C}$

## Pin Assignment




# Package Dimensions 3021B

(unit: mm)



```
Allowable Operating Conditions at Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{SS} = 0\text{V}
                                                                                                             unit
  Supply Voltage
                                            V<sub>DD1</sub>,PLL operation
                                    V_{\mathrm{DD1}}
                                                                                                 4.5 to 6.5
                                                                                                                V
                                             V<sub>DD2</sub>,Xtal OSC time base
                                    V_{DD2}
                                                                                                 3.5 to 6.5
                                                                                                                V
  Input 'H'-Level Voltage
                                             CE,CL,DATA,STRQ
                                    V_{IH}
                                                                                                 2.2 to 6.5
                                                                                                                V
  Input 'L'-Level Voltage
                                             CE,CL,DATA,STRQ
                                    V_{IL}
                                                                                                   0 to 0.7
                                                                                                                v
   Output Voltage
                                    VOUT1 SYC, STOUT
                                                                                                   0 to 6.5
                                                                                                                V
                                    V_{OUT2} \overline{BO1}, \overline{BO2}, \overline{BO3}
                                                                                                    0 to 13
                                                                                                                V
   Output Current
                                    I_{OUT}
                                            BO1,BO2,BO3,V_{DD} = 4.5 \text{ to } 6.5 \text{ V}
                                                                                                   0 to 3.0
  Input Frequency
                                            XIN, sine wave, capacitive coupling
                                    fin1
                                                                                       1.0 to 7.2 typ to 8.0 MHz
                                    fin2
                                             FMIN, *
                                                            (Note 1),\times(S=1)
                                                                                                 45 to 130 MHz
                                    fin3
                                             FMIN,
                                                             (Note 2),\times(S=1)
                                                                                                    5 to 30 MHz
                                    fin4
                                             AMIN,
                                                             \times (S=0)
                                                                                                  0.5 to 10 MHz
                                    fin5
                                             FMIF,
                                                                                   10.0 to 10.7typ to 11.5 MHz
                                                                                     400 to 450typ to 500 kHz
                                    fin6
                                             AMIF,
   Oscillation-Guaranteed
                                            XIN-XOUT, C_I \leq 30\Omega
                                    Xtal
                                                                                       5.0 to 7.2 typ to 8.0 MHz
   Crystal Resonator
  Input Amplitude
                                    Vin1
                                             XIN, sine wave, capacitive coupling
                                                                                                 0.5 to 1.5 Vrms
                                    Vin2
                                            FMIN.
                                                                                                 0.1 to 1.5 Vrms
                                             AMIN. *
                                    Vin3
                                                                                                 0.1 to 1.5 Vrms
                                            FMIF,
                                    Vin4
                                                                                                 0.1 to 1.5 Vrms
                                    Vin5
                                            AMIF,
                                                                                                 0.1 to 1.5 Vrms
   * : 'S' : Control bit in serial data
   (Note 1): fref=100,50,25kHz (Note 2): Reference frequency other than fref=(Note 1)
Electrical Characteristics / Under allowable operating conditions
                                                                                         min
                                                                                                typ
                                                                                                      max unit
   On-chip Feedback Resistance Rf1
                                          XIN
                                                                                                1.0
                                                                                                              M\Omega
                                   R_{f2}
                                          FMIN
                                                                                                0.5
                                                                                                              \mathbf{M}\Omega
                                   R_{f3}
                                          AMIN
                                                                                                0.5
                                                                                                              \mathbf{M}\Omega
                                   R_{f4}
                                          FMIF
                                                                                                0.5
                                                                                                              \mathbf{M}\Omega
                                   R_{f5}
                                          AMIF
                                                                                                 0.5
                                                                                                              \mathbf{M}\Omega
   Input 'H'-Level Current
                                                                        V_I = 6.5V
                                   I_{IH}
                                          CE,CL,DATA,STRQ
                                                                                                        5.0
                                                                                                              μA
   Input 'L'-Level Current
                                          CE,CL,DATA,STRQ
                                                                        V_I = 0V
                                                                                                        5.0
                                   I_{IL}
                                                                                                              \mu A
                                   V<sub>OL1</sub> FMIF,AMIF,FMIN,AMIN I<sub>O</sub>=0.5mA
   Output 'L'-Level Voltage
                                                                                                                V
                                                                                                        3.5
                                   Vol2 SYC
                                                              I_0 = 0.1 \text{mA}, (\text{Note 3})
                                                                                        0.02
                                                                                                        0.3
                                                                                                                V
                                          SYC
                                                                        V_O = 6.5V
   Output Off Leak Current
                                   I_{off1}
                                                                                                        5.0
                                                                                                               \mu A
                                   V<sub>OL3</sub> STOUT
   Output 'L'-Level Voltage
                                                                        I_O = 1.0 \text{mA}
                                                                                                        1.0
                                                                                                                V
   Output Off Leak Current
                                          STOUT
                                                                                                        5.0
                                   I_{off2}
                                                                        V_0 = 6.5V
                                                                                                               \muA
   Output 'L'-Level Voltage
                                                                                                                V
                                   V<sub>OL4</sub> <u>BO1</u> to <u>3</u>
                                                                        I_O = 2.0 \text{mA}
                                                                                                        1.0
   Output Off Leak Current
                                   Ioff3 BO1 to 3
                                                                        V_0 = 13V
                                                                                                        3.0
                                                                                                               \mu A
                                                                        I_O = 0.1 \text{mA} \ 0.5 V_{DD}
   Output 'H'-Level Voltage
                                   V<sub>OH1</sub> PD1,2
                                                                                                                V
                                   V<sub>OL5</sub> PD1,2
   Output 'L'-Level Voltage
                                                                                                                V
                                                                        I_0 = 0.1 \text{mA}
                                                                                                        0.3
                                   IoffH PD1,2
  'H'-Level Tri-state
                                                                        V_O = V_{DD}
                                                                                                0.01
                                                                                                      10.0
                                                                                                               nΑ
  Off Leak Current
                                   IoffL PD1,2
  ('L'-Level Tri-state
                                                                        V_O = 0V
                                                                                                0.01
                                                                                                      10.0
                                                                                                               nΑ
  LOff Leak Current
  Supply Voltage
                                   I_{DD1} V_{DD1} + V_{DD2}
                                                                        (Note 4)
                                                                                                 25
                                                                                                        40
                                                                                                              mA
                                                                                                 2.0
                                                                        PLL stop
                                                                                                        3.5
                                          \mathbf{V_{DD2}}
                                                                                                              mA
                                   I_{DD2}
                                          FMIN
   Input Capacitance
                                                                                                   2
                                                                                            1
                                                                                                          3
                                                                                                               pF
(Note 3) V_{DD} = 3.5 \text{ to } 6.5 \text{V}
                                        (Note 4) 7.2MHz Xtal connected across XIN and XOUT
                                                 fin2 = 130MHz
                                                 V_{IN}2 = 100 \text{mVrms}
                                                 Other input pins = V_{SS}
                                                  Output pins = Open
      Kinseki Co., Ltd
             HC43/U: 2114-84521(1) : CL=10pF C1=15(10 to 22)pF C2=15pF
             HC43/U: 2114-84521(2) : CL=16pF C1=22(15 \text{ to } 33)pF C2=33pF
      Nihon Denpa Kogyo Co.,Ltd
            NR-18: LM-X-0701 :
                                            CL = 10pF C1 = 15pF C2 = 15pF
```

## Equivalent Circuit Block Diagram



Pin Description

SYC

: Controller clock (400kHz) : Xtal OSC (7.2MHz), on-chip feedback resistor

XIN,XOUT FMIN,AMIN

: Local oscillation signal input

CE,CL,DATA BO1,BO2,BO3

: Data input : Band data output, BO1 can be also used for time base output (8Hz)


STRQ : IF cour STOUT : Auto s


: IF count request input : Auto search stop signal output : Power supply (V<sub>DD2</sub> is for backup)

 $V_{\mathrm{DD1}}, V_{\mathrm{DD2}}, V_{\mathrm{SS}}$ AMIF,FMIF PD1,PD2

: IF signal input : Charge pump output

Data Input





## (1) D0 (LSB) to D13 (MSB): Division ratio data

#### 

Continued on next page.

## Continued from preceding page.

## Example

① FM 100kHz Step ( $f_{ref}$ =100kHz) FM VCO=100.7MHz (FM RF=90.0MHz, IF=+10.7MHz) Division Ratio=100.7MHz (FM VCO)÷100kHz( $f_{ref}$ )=1007  $\rightarrow$  3EF(HEX)

② AM 10kHz Step ( $f_{ref}$ =10kHz) AM VCO=1450kHz (AM RF=1000kHz, IF=+450kHz) Division Ratio=1450kHz (AM VCO)÷10kHz ( $f_{ref}$ )=145  $\rightarrow$  91<sub>(HEX)</sub>

(2) T0, T1: For LSI test (0, 0)

(3) B0 to B2, TB: Band data : Time base data

_	Input				Output		
B0	Bl	<b>B</b> 2	ТВ	BO I	BO <sub>2</sub>	BO 3	
0	0	0	0	*	*	*	
0	0	1	0	0	0	I	
0	1	0	0	0	1	0	
0	1	1	0	0	1	1	
1	0	0	0	1	0	0	
1	0	1	0	1	0	1	
1	<u>l</u>	0	0	I	1	0	
1	1	1	0	1	1	1	
0	0	0	1	TB	*	*	
×	1	0	1	TB	1	0	
×	0	1	1	ТВ	0	1	
×	1	1	1	ТВ	1	1	
1	0	0	1	ТВ	0	0	

• : Determined by R0 to R2

× : Don't care


TB:8Hz

(4) R0 to R2: Reference frequency data

$R \theta$	R 1	R 2	fref	BO	BO2	BO3	IF Count
0	0	0 1	100 kH	z 1	1	0	
0	0	1	50	1	1	0	$10.7 \mathrm{MHz} \pm 10 \mathrm{kHz}$
0	1	0	25	1	1	0	
0	. 1	1	5	0	0	1	
1	0	0	10	1	0	1 1	$450 \mathrm{kHz} \pm 3 \mathrm{kHz}$
1	0	1	9	1	į 0	1	
1	1	0	,1	Ü	1	1	450kHz±0.6kHz
1	1	1	5	0	0	1	450kHz ± 3 kHz

(Note) B0 to B2=0

(5) S:Divider select data '1': FMIN, '0': AMIN IF Count Circuit: Circuit to stop auto tuning




- · When in the neighborhood of a broadcasting station, "SIG" signal is output, setting SIG of the controller to "0".

- "STRQ" signal is applied to the LM7000 and IF IC from the controller.


  IF signal is applied to the LM7000 from the IF IC and the LM7000 counts this signal.

  When a specified count value is reached, "STOUT" signal is applied to the controller from the LM7000, stopping auto tuning.




- · Counting is performed only at "STRQ"=1.
- · The count time is 120msec.
- · For FM, the count error is shown below.

(Example: For 50Hz-100% modulation, the maximum count error is 5kHz.)




#### Sample Connection to Controller



## Notes for Using PLL IC

## (1) The layout nearby PLL-IC.



Surround this section with the ground pattern, because it is in a high impedance state and is very susceptible to noise.

(2) State of output ports (BO1 to BO3) at power-on.

The output ports are undefined until the control data is transmitted.

The  $\overline{BO1}$  and  $\overline{BO3}$  ports may output a internal clock of PLL-IC, and so don't forget to transmitte of control data after power-on.

The control data should be input only after X'tal OSC have become stable.

(3) VCO design.

At design of the VCO, try to do not stop oscillation no matter what Tuning Voltage(Vtune) is 0 Volt. When the VCO oscillation stops, the PLL is possible to become a dead -lock condition.

## Differences Between the LM7000 and LM7000N

The only difference between LM7000 and LM7000N is the phase detector dead zone. Otherwise, they are identical.

Continued on next page.

Continued from preceding page.

## Dead Zone

The phase detector shown in figure 1 compares the reference frequency  $(f_r)$  with  $f_P$ . The characteristics of the phase detector are shown in figure 2. A phase detector ideally should output a voltage proportional to the phase difference  $(\phi)$  as shown by curve (A), but in reality, delays in the internal circuitry mean that small phase differences cannot be detected. This causes the dead zone shown by curve (B). To realize a large signal-to-noise ratio, this dead zone should be made as small as possible.

Standard models, however, can have a rather wide dead zone. When there is a strong RF input signal, with these models, the VCO can be modulated to compensate for part of the RF signal being leak to the VCO from the MIX. In the case of dead zone is small, the VCO output is modulated and a beat between the RF and VCO is created.

Figure 2

Figure 1

Reference. Divider

Phase
Detector

Programmable Divider

Phase
Detector

Dead Zone

#### LM7000/LM7000N

Because of the above reasons, the LM7000 and LM7000N were developed with different dead zones.

LM7000: Dead zone = 0 ns, S/N is 90 to 100 dB or greater LM7000N: Dead zone = 5 to 10 ns, for standard models

## Note

If the LM7000N is used in a circuit designed for the LM7000, the S/N ratio will decrease.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:

   ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.