National Semiconductor

LMC6024 Low Power CMOS Quad Operational Amplifier

General Description

The LMC6024 is a CMOS guad operational amplifier which can operate from either a single supply or dual supplies. Its performance features include an input common-mode range that reaches V-, low input bias current and voltage gain (into 100 k Ω and 5 k Ω loads) that is equal to or better than widely accepted bipolar equivalents, while the power supply requirement is less than 1 mW.

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC6022 datasheet for a CMOS dual operational amplifier with these same features.

Features

- Specified for 100 kΩ and 5 kΩ loads
- High voltage gain

- Low offset voltage drift 2.5 μV/°C 40 fA Ultra low input bias current Input common-mode range includes V⁻ Operating range from +5V to +15V supply Low distortion 0.01% at 1 kHz 0.11 V/µs Slew rate 1 mW Micropower operation Applications
- High-impedance buffer or preamplifier
- Current-to-voltage converter
- Long-term integrator
- Peak detector
- Industrial controls





120 dB

Top View

Ordering information

Temperature Range		NCC	Trepenert	
Industrial −40°C ≤ T _J ≤ +85°C	Package Drawing		Media	
LMC6024IN	14-Pin Molded DIP	N14A	Rail	
LMC6024IM	14-Pin Small Outline	M14A	Rail Tape and Reel	

- Sample-and-hold circuit
- Medical instrumentation

LMC6024

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Differential Input Voltage	± Supply Voltage
Supply Voltage (V $^+$ $-$ V $^-$)	16V
Lead Temperature (Soldering, 1	0 sec.) 260°C
Storage Temperature Range	-65°C to +150°C
Voltage at Output/Input Pin	(V+) + 0.3V, (V-) - 0.3V
Current at Input Pin	±5 mA
Current at Output Pin	± 18 mA
Current at Power Supply Pin	35 mA
Output Short Circuit to V+	(Note 12)
Output Short Circuit to V-	(Note 2)

Junction Temperature150°CESD Tolerance (Note 4)1000VPower Dissipation(Note 3)

Operating Ratings

Temperature Range	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Supply Voltage Range	4.75V to 15.5V
Power Dissipation	(Note 10)
Thermal Resistance (θ_{JA}), (Note 11)	1
14-Pin DIP	85°C/W
14-Pin SO	115°C/W

DC Electrical Characteristics

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6024I Limit (Note 6)	Units
V _{OS}	Input Offset Voltage	X	1	9 11	mV Max
ΔV _{OS} /ΔT	Input Offset Voltage Average Drift		2.5	х. 	μV/°C
I _B	Input Bias Current		0.04	200	pA Max
los	Input Offset Current		0.01	100	pA Max
R _{IN}	Input Resistance		>1		TeraΩ
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 12V$ V ⁺ = 15V	83	63 61	dB Min
+ PSRR	Positive Power Supply Rejection Ratio	5V ≤ V+ ≤ 15V	83	63 6 1	dB Min
-PSRR	Negative Power Supply Rejection Ratio	$0V \le V^- \le -10V$	94	74 73	dB Min
V _{CM}	Input Common-Mode Voltage Range	$V^+ = 5V$ and $15V$ For CMRR ≥ 50 DB	-0.4	-0.1 0	V Max
19 A.			V+ - 1.9	V ⁺ - 2.3 V ⁺ - 2.5	V Min
Av	Large Signal Voltage Gain	$R_L = 100 k\Omega$ (Note 7) Sourcing	1000	200 100	V/mV Min
		Sinking	500	90 40	V/mV Min
		$R_{L} = 5 k\Omega$ (Note 7) Sourcing	1000	100 75	V/mV Min
	Sinking	250	50 20	V/mV Min	

DC Electrical Characteristics (Continued)

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless otherwise noted. Boldface limits apply at the temperature extremes; ail other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6024I Limit (Note 6)	Units
Vo	Output Voltage Swing	$V^+ = 5V$ $R_L = 100 \text{ k}\Omega \text{ to } 2.5V$	4.987	4.40 4.43	V Min
			0.004	0.06 0.09	V Max
		$V^+ = 5V$ $R_L = 5 k\Omega$ to 2.5V	4.940	4.20 4.00	V Min
			0.040	0.25 0.35	V Max
		$V^+ = 15V$ R _L = 100 kΩ to 7.5V	14.970	14.00 13.90	V Min
			0.007	0.06 0.09	V Max
		$V^+ = 15V$ R _L = 5 k\Omega to 7.5V	14.840	13.70 13.50	V Min
			0.110	0.32 0.40	V Max
1 ₀	Output Current	$V^+ = 5V$ Sourcing, $V_0 = 0V$	22	13 9	mA Min
		Sinking V _O = 5V (Note 2)	21	13 9	mA Min
		$V^+ = 15V$ Sourcing, $V_0 = 0V$	40	23 15	mA Min
		Sinking, V _O = 13V (Note 12)	39	23 15	mA Min
IS	Supply Current	All Four Amplifiers V _O = 1.5V	160	240 280	μA Max

LMC6024

AC Electrical Characteristics

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6024I Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	0.11	0.05 0.03	V/μs Min
GBW	Gain-Bandwidth Product		0.35		MHz
θ _M	Phase Margin		50		Deg
GM	Gain Margin		17		dB
	Amp-to-Amp Isolation	(Note 9)	130		dB
e _n	Input-Referred Voltage Noise	F ≈ 1 kHz	42		nV/√Hz
in	Input-Referred Current Noise	F = 1 kHz	0.0002		pA/√Hz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of \pm 30 mA over long term may adversly affect reliability. Note 3: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is

 $P_{D} = (T_{J(mex)} - T_{A})/\theta_{JA}.$

Note 4: Human body model, 100 pF discharge through a 1.5 k Ω resistor. Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or correlation.

Note 7: V⁺ = 15V, V_{CM} = 7.5V, and R_L connected to 7.5V. For Sourcing tests, 7.5V \leq V₀ \leq 11.5V. For Sinking tests, 2.5V \leq V₀ \leq 7.5V.

Note 8: V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 9: Input referred, V⁺ = 15V and R_L = 100 k Ω connected to 7.5V. Each amp excited in turn with 1 kHz to produce V_O = 13 V_{PP}.

Note 10: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$.

Note 11: All numbers apply for packages soldered directly into a PC board.

Note 12: Do not connect output to V+ when V+ is greater than 13V or reliability may be adversely affected.



1-715

1-/1





Typical Performance Characteristics $V_S = \pm 7.5V$, $T_A = 25^{\circ}C$ unless otherwise specified (Continued) Stability vs Capacitive Load 100,000 10.000 CAPACITIVE LOAD (pF) A., = +1 1,000 INSTABLE 100 5% OVERSHOOT 10 1 -10 ~0.1 -0.001 0.001 0.1 10 -0.01 ٥ -1 0.01 1 SINKING SOURCING LOAD CURRENT (mA)

TI /H/11235-4 Note: Avoid resistive loads of less than 500Ω, as they may cause instability.

Application Hints

AMPLIFIER TOPOLOGY

The topology chosen for the LMC6024 is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via Cf and Cff) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.







The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, for load resistance of at least 5 k Ω . The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, when driving load resistance of 5 k Ω or less, the gain will be reduced as indicated in the Electrical Characterisitics. The op amp can drive load resistance as low as 500Ω without instability.

COMPENSATING INPUT CAPACITANCE

Refer to the LMC660 or LMC662 datasheets to determine whether or not a feedback capacitor will be necessary for compensation and what the value of that capacitor would be.

CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC6024 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. The addition of a small resistor (50 Ω to 100 Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from

Application Hints (Continued)

inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capcitance is near the threshold for oscillation.



FIGURE 2a. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (*Figure 2b*). Typically a pull up resistor conducting 50 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



TL/H/11235-26

FIGURE 2b. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6024, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6024's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 3. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of 1012 ohms, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6024's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 1011 ohms would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figures 4a, 4b, 4c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 4d.



FIGURE 3. Example of Guard Ring in P.C. Board Layout (Using the LMC6024)





FIGURE 4. Guard Ring Connections

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 5*.



All other pins are nined out of PC board and soldered directly to component All other pins connected to PC board.)

FIGURE 5. Air Wiring

BIAS CURRENT TESTING

The test method of *Figure 6* is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$= \frac{dV_{OUT}}{dt} \times C2.$$



TL/H/11235-14

FIGURE 6. Simple Input Bias Current Test Circuit

Application Hints (Continued)

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of 1^- , the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$l^+ = \frac{dV_{OUT}}{dt} \times (C1 + C_x)$$

Micropower Current Source

where C_x is the stray capacitance at the + input.

Typical Single-Supply Applications (V⁺ = $5.0 V_{DC}$)



TL/H/11235-15

Note: A 5V bias on the photodiode can cut its capacitance by a factor of 2 or 3, leading to improved response and lower noise. However, this bias on the photodiode will cause photodiode leakage (also known as its dark current).



TL/H/11235-16

(Upper limit of output range dictated by input common-mode range; lower limit dictated by minimum current requirement of LM385.)





Instrumentation Amplifier



If R1 = R5, R3 = R6, and R4 = R7; Then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

 \therefore A_V \approx 100 for circuit shown.

TL/H/11235-17

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.

LMC6024

Typical Single-Supply Applications (V⁺ = 5.0 V_{DC}) (Continued)



1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)





High Gain Amplifier with Offset Voltage Reduction

